OpenCores
URL https://opencores.org/ocsvn/ofdm/ofdm/trunk

Subversion Repositories ofdm

[/] [ofdm/] [branches/] [avendor/] [ofdm.npl] - Blame information for rev 13

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 tmsiqueira
JDF G
2
// Created by Project Navigator ver 1.0
3
PROJECT ofdm
4
DESIGN ofdm
5
DEVFAM spartan2
6
DEVFAMTIME 1145426085
7
DEVICE xc2s200
8
DEVICETIME 1145426085
9
DEVPKG pq208
10
DEVPKGTIME 1145425004
11
DEVSPEED -5
12
DEVSPEEDTIME 1145426085
13
DEVTOPLEVELMODULETYPE HDL
14
TOPLEVELMODULETYPETIME 0
15
DEVSYNTHESISTOOL XST (VHDL/Verilog)
16
SYNTHESISTOOLTIME 0
17
DEVSIMULATOR Other
18
SIMULATORTIME 0
19
DEVGENERATEDSIMULATIONMODEL VHDL
20
GENERATEDSIMULATIONMODELTIME 0
21
SOURCE modem.vhd
22
SOURCE ram.vhd
23
SOURCE mux.vhd
24
SOURCE rxmodem.vhd
25
SOURCE cfft.vhd
26
SOURCE input.vhd
27
SOURCE p2r_CordicPipe.vhd
28
SOURCE txmodem.vhd
29
SOURCE blockdram.vhd
30
SOURCE conj.vhd
31
SOURCE ofdm.vhd
32
SOURCE mulfactor.vhd
33
SOURCE counter.vhd
34
SOURCE div4limit.vhd
35
SOURCE cfft4.vhd
36
SOURCE inv_control.vhd
37
SOURCE ram_control.vhd
38
SOURCE rofactor.vhd
39
SOURCE mux_control.vhd
40
SOURCE starts.vhd
41
SOURCE txrx.vhd
42
SOURCE cfft_control.vhd
43
SOURCE io_control.vhd
44
SOURCE output.vhd
45
SOURCE p2r_cordic.vhd
46
SOURCE sc_corproc.vhd
47
[Normal]
48
p_xstVerilog2001=xstvhd, spartan2, VHDL.t_synthesize, 1145427464, True
49
_SynthOptEffort=xstvhd, spartan2, VHDL.t_synthesize, 1145427464, Normal
50
_SynthResSharing=xstvhd, spartan2, VHDL.t_synthesize, 1145427464, True
51
[STRATEGY-LIST]
52
Normal=True

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.