| 1 |
5 |
kongzilee |
------- FILE NO #1 : oks8sim.l -------
|
| 2 |
|
|
Fri Jan 13 11:38:35 2006
|
| 3 |
|
|
|
| 4 |
|
|
|
| 5 |
|
|
SAM8 Assembler for Reduced Instruction Ver. 2.10T(Win32)
|
| 6 |
|
|
Copyright (c) 1999 Samsung Electronics Co.
|
| 7 |
|
|
|
| 8 |
|
|
--------------------------------------------------------------------
|
| 9 |
|
|
|
| 10 |
|
|
Source File Name : oks8sim.src
|
| 11 |
|
|
Output File Name : oks8sim.o
|
| 12 |
|
|
List File Name : oks8sim.l
|
| 13 |
|
|
|
| 14 |
|
|
|
| 15 |
|
|
1 .list on
|
| 16 |
|
|
2
|
| 17 |
|
|
3 .list on
|
| 18 |
|
|
4
|
| 19 |
|
|
5 ;--------------<< Interrupt Vector Address >>
|
| 20 |
|
|
6 0000 .ORG 0000H
|
| 21 |
|
|
7
|
| 22 |
|
|
8 0000 01 51 .VECTOR 00H,INT_4208 ; KS86C4208 has only one interrupt vector
|
| 23 |
|
|
9
|
| 24 |
|
|
10 0100 .ORG 0100H
|
| 25 |
|
|
11
|
| 26 |
|
|
12 0100 INITIAL:
|
| 27 |
|
|
13
|
| 28 |
|
|
14 0100 E6 DF 00 LD SYM, #00H
|
| 29 |
|
|
15 0103 E6 DC A2 LD BTCON, #10100010B
|
| 30 |
|
|
16 0106 E6 D4 18 LD CLKCON, #00011000B ; non-divided CPU clock
|
| 31 |
|
|
17 0109 E6 D9 C0 LD SP, #0C0H ; 4208 -> 00~BF (After decrease, push data)
|
| 32 |
|
|
18 ;--------------<< Port Initialization >>
|
| 33 |
|
|
19 010C E6 E6 00 LD P0CONH, #0 ; input
|
| 34 |
|
|
20 010F E6 E7 00 LD P0CONL, #0 ; input
|
| 35 |
|
|
21 0112 E6 E8 FF LD P0PUR, #0FFH ; pull-up enable
|
| 36 |
|
|
22 0115 E6 E9 50 LD P1CON, #50H ; input, EXT.INT enable
|
| 37 |
|
|
23 0118 E6 EA F0 LD P1PND, #0F0H ; pull-up enable
|
| 38 |
|
|
24 011B E6 EB 00 LD P2CONH, #0 ; input
|
| 39 |
|
|
25 011E E6 EC 00 LD P2CONL, #0 ; input
|
| 40 |
|
|
26 0121 E6 ED FF LD P2PUR, #0FFH ; pull-up enable
|
| 41 |
|
|
27 0124 E6 EE 00 LD P3CON, #0 ; push-pull output
|
| 42 |
|
|
28 ;--------------<< Timer 0 Setting >>
|
| 43 |
|
|
29 0127 E6 D1 41 LD T0DATA, #41H ; interrupt interval --1.667msec (10MHz base)
|
| 44 |
|
|
30 012A E6 D3 42 LD T0CONL, #01000010B ; Timer 0 match output
|
| 45 |
|
|
31 ;--------------<< RAM Area Clear >>
|
| 46 |
|
|
32 012D 0C 00 LD R0, #0 ; RAM clear area setting
|
| 47 |
|
|
33 012F RAM_CLR:
|
| 48 |
|
|
34 012F B1 C0 CLR @R0
|
| 49 |
|
|
35 0131 0E INC R0
|
| 50 |
|
|
36 0132 A6 C0 BF CP R0, #0BFH ; general register area -> 00H~BFH
|
| 51 |
|
|
37 ;JR ULE, RAM_CLR
|
| 52 |
|
|
38 0135 0B F8 JR F, RAM_CLR
|
| 53 |
|
|
39 ;--------------<< Initialize Other Register >>
|
| 54 |
|
|
40 ;，
|
| 55 |
|
|
41 ;，
|
| 56 |
|
|
42 ;，
|
| 57 |
|
|
43 0137 9F EI
|
| 58 |
|
|
44
|
| 59 |
|
|
45 ;--------------<< Main Loop >>
|
| 60 |
|
|
46 0138 MAIN:
|
| 61 |
|
|
47 0138 FF NOP
|
| 62 |
|
|
48 0139 0C 33 LD R0, #33H
|
| 63 |
|
|
49 ;，
|
| 64 |
|
|
50 ;，
|
| 65 |
|
|
51 ;，
|
| 66 |
|
|
52 013B F6 01 44 CALL SUB_ROUTINE0 ; subroutine call
|
| 67 |
|
|
53 ;，
|
| 68 |
|
|
54 ;，
|
| 69 |
|
|
55 ;，
|
| 70 |
|
|
56 013E F6 01 4B CALL SUB_ROUTINE1 ; subroutine call
|
| 71 |
|
|
57 ;，
|
| 72 |
|
|
58 ;，
|
| 73 |
|
|
59 ;，
|
| 74 |
|
|
60 0141 8D 01 38 JP MAIN
|
| 75 |
|
|
61
|
| 76 |
|
|
62 ;--------------<< Subroutine >>
|
| 77 |
|
|
63 0144 SUB_ROUTINE0:
|
| 78 |
|
|
64 0144 FF NOP
|
| 79 |
|
|
65 0145 A7 00 04 11 LDC R0, 1104H
|
| 80 |
|
|
66 ;，
|
| 81 |
|
|
67 ;，
|
| 82 |
|
|
68 ;，
|
| 83 |
|
|
69 0149 6F IDLE
|
| 84 |
|
|
70 014A AF RET
|
| 85 |
|
|
71
|
| 86 |
|
|
72 014B SUB_ROUTINE1:
|
| 87 |
|
|
73 014B FF NOP
|
| 88 |
|
|
74 014C A7 01 04 11 LDE R0, 1104H
|
| 89 |
|
|
75 ;，
|
| 90 |
|
|
76 ;，
|
| 91 |
|
|
77 ;，
|
| 92 |
|
|
78 0150 AF RET
|
| 93 |
|
|
79
|
| 94 |
|
|
80 ;--------------<< Interrupt Service Routine >>
|
| 95 |
|
|
81 0151 INT_4208:
|
| 96 |
|
|
82
|
| 97 |
|
|
83 0151 08 D3 LD R0, T0CONL ; KS86C4208 has just one interrupt vector
|
| 98 |
|
|
84 0153 56 C0 03 AND R0, #00000011B ; only Timer 0 match interrupt enable
|
| 99 |
|
|
85 0156 A6 C0 03 CP R0, #00000011B
|
| 100 |
|
|
86 0159 6D 01 5C JP EQ, INT_TIMER0 ; T0CON¨s pending bit & INT. enable bit check
|
| 101 |
|
|
87 015C INT_TIMER0:
|
| 102 |
|
|
88 015C 56 D3 FE AND T0CONL, #11111110B ; pending clear
|
| 103 |
|
|
89 ;，
|
| 104 |
|
|
90 ;，
|
| 105 |
|
|
91 ;，
|
| 106 |
|
|
92 015F A7 00 04 11 LDC R0, 1104H
|
| 107 |
|
|
93 0163 A7 01 04 11 LDE R0, 1104H
|
| 108 |
|
|
94 0167 A7 02 00 10 LDC R0, #1000H[RR2]
|
| 109 |
|
|
95 016B A7 03 00 10 LDE R0, #1000H[RR2]
|
| 110 |
|
|
96 016F E2 06 LDCD R0, @RR6
|
| 111 |
|
|
97 0171 E2 07 LDED R0, @RR6
|
| 112 |
|
|
98
|
| 113 |
|
|
99 0173 BF IRET
|
| 114 |
|
|
100 ;，
|
| 115 |
|
|
101 ;，
|
| 116 |
|
|
102 ;，
|
| 117 |
|
|
103
|
| 118 |
|
|
|
| 119 |
|
|
|
| 120 |
|
|
Total 103 Lines Assembled - 0 Errors, 0 Warnings
|
| 121 |
|
|
Total code size 0x76
|
| 122 |
|
|
|
| 123 |
|
|
|
