OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] [oms8051mini/] [trunk/] [verif/] [glog/] [modelsim/] [int_cast.log] - Blame information for rev 10

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 dinesha
Reading D:/Microsemi/Libero_v10.1/Model/tcl/vsim/pref.tcl
2
 
3
# 10.1b
4
 
5
# vsim +INTERNAL_ROM -do run.do -c tb_top
6
# //  ModelSim ACTEL 10.1b Apr 27 2012
7
# //
8
# //  Copyright 1991-2012 Mentor Graphics Corporation
9
# //  All Rights Reserved.
10
# //
11
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
12
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
13
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
14
# //
15
# Loading sv_std.std
16
# Loading work.tb_top
17
# Loading work.digital_core
18
# Loading work.clkgen
19
# Loading work.clk_ctl
20
# Loading work.wb_crossbar
21
# Loading work.uart_core
22
# Loading work.uart_cfg
23
# Loading work.generic_register
24
# Loading work.stat_register
25
# Loading work.uart_txfsm
26
# Loading work.uart_rxfsm
27
# Loading work.async_fifo
28
# Loading work.double_sync_low
29
# Loading work.spi_core
30
# Loading work.spi_if
31
# Loading work.spi_ctl
32
# Loading work.spi_cfg
33
# Loading work.req_register
34
# Loading work.oc8051_top
35
# Loading work.oc8051_decoder
36
# Loading work.oc8051_alu
37
# Loading work.oc8051_multiply
38
# Loading work.oc8051_divide
39
# Loading work.oc8051_ram_top
40
# Loading work.oc8051_ram_256x8_two_bist
41
# Loading work.oc8051_alu_src_sel
42
# Loading work.oc8051_comp
43
# Loading work.oc8051_cy_select
44
# Loading work.oc8051_indi_addr
45
# Loading work.oc8051_memory_interface
46
# Loading work.oc8051_sfr
47
# Loading work.oc8051_acc
48
# Loading work.oc8051_b_register
49
# Loading work.oc8051_sp
50
# Loading work.oc8051_dptr
51
# Loading work.oc8051_psw
52
# Loading work.oc8051_ports
53
# Loading work.oc8051_int
54
# Loading work.oc8051_tc
55
# Loading work.oc8051_tc2
56
# Loading work.oc8051_xrom
57
# Loading work.oc8051_xram
58
# Loading work.uart_agent
59
# Loading work.m25p20
60
# Loading work.memory_access
61
# Loading work.acdc_check
62
# Loading work.internal_logic
63
# Loading work.AT45DB321
64
# Loading work.tb_glbl
65
# Loading work.bit_register
66
# ** Warning: (vsim-PLI-3003) ../tb/tb_top.v(324): [TOFD] - System task or function '$shm_open' is not defined.
67
#
68
#         Region: /tb_top
69
# ** Warning: (vsim-PLI-3003) ../tb/tb_top.v(325): [TOFD] - System task or function '$shm_probe' is not defined.
70
#
71
#         Region: /tb_top
72
# ** Warning: (vsim-3017) ../tb/tb_top.v(221): [TFMPC] - Too few port connections. Expected 40, found 38.
73
#
74
#         Region: /tb_top/u_core
75
# ** Warning: (vsim-3722) ../tb/tb_top.v(221): [TFMPC] - Missing connection for port 'scan_mode'.
76
#
77
# ** Warning: (vsim-3722) ../tb/tb_top.v(221): [TFMPC] - Missing connection for port 'scan_enable'.
78
#
79
# ** Warning: (vsim-3017) ../../rtl/uart/uart_core.v(244): [TFMPC] - Too few port connections. Expected 14, found 12.
80
#
81
#         Region: /tb_top/u_core/u_uart_core/u_rxfifo
82
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(244): [TFMPC] - Missing connection for port 'afull'.
83
#
84
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(244): [TFMPC] - Missing connection for port 'aempty'.
85
#
86
# ** Warning: (vsim-3017) ../../rtl/uart/uart_core.v(260): [TFMPC] - Too few port connections. Expected 14, found 12.
87
#
88
#         Region: /tb_top/u_core/u_uart_core/u_txfifo
89
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(260): [TFMPC] - Missing connection for port 'afull'.
90
#
91
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(260): [TFMPC] - Missing connection for port 'aempty'.
92
#
93
# do run.do
94
# i : 02
95
# i : 00
96
# i : 08
97
# i : 12
98
# i : 00
99
# i : 65
100
# i : 80
101
# i : fe
102
# i : 75
103
# i : 81
104
# NOTE : Load memory with Initial delivery content
105
# NOTE : Initial Load End
106
# --> Dumpping the design
107
# NOTE: COMMUNICATION (RE)STARTED
108
################################
109
# TEST STATUS : PASSED
110
################################

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.