OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [Documents/] [CPU Instruction Set_files/] [sheet002.htm] - Blame information for rev 241

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 241 jshamlet 
<html xmlns:v="urn:schemas-microsoft-com:vml"
2 
xmlns:o="urn:schemas-microsoft-com:office:office"
3 
xmlns:x="urn:schemas-microsoft-com:office:excel"
4 
xmlns="http://www.w3.org/TR/REC-html40">
5 
 
6 
<head>
7 
<meta http-equiv=Content-Type content="text/html; charset=windows-1252">
8 
<meta name=ProgId content=Excel.Sheet>
9 
<meta name=Generator content="Microsoft Excel 12">
10 
<link id=Main-File rel=Main-File href="../CPU%20Instruction%20Set.htm">
11 
<link rel=File-List href=filelist.xml>
12 
<link rel=Stylesheet href=stylesheet.css>
13 
<style>
14 
<!--table
15 
        {mso-displayed-decimal-separator:"\.";
16 
        mso-displayed-thousand-separator:"\,";}
17 
@page
18 
        {margin:.75in .7in .75in .7in;
19 
        mso-header-margin:.3in;
20 
        mso-footer-margin:.3in;}
21 
-->
22 
</style>
23 
<![if !supportTabStrip]><script language="JavaScript">
24 
<!--
25 
function fnUpdateTabs()
26 
 {
27 
  if (parent.window.g_iIEVer>=4) {
28 
   if (parent.document.readyState=="complete"
29 
    && parent.frames['frTabs'].document.readyState=="complete")
30 
   parent.fnSetActiveSheet(1);
31 
  else
32 
   window.setTimeout("fnUpdateTabs();",150);
33 
 }
34 
}
35 
 
36 
if (window.name!="frSheet")
37 
 window.location.replace("../CPU%20Instruction%20Set.htm");
38 
else
39 
 fnUpdateTabs();
40 
//-->
41 
</script>
42 
<![endif]>
43 
</head>
44 
 
45 
<body link=blue vlink=purple>
46 
 
47 
<table border=0 cellpadding=0 cellspacing=0 width=1242 style='border-collapse:
48 
 collapse;table-layout:fixed;width:932pt'>
49 
 <col width=185 style='mso-width-source:userset;mso-width-alt:6765;width:139pt'>
50 
 <col width=103 style='mso-width-source:userset;mso-width-alt:3766;width:77pt'>
51 
 <col class=xl67 width=61 style='mso-width-source:userset;mso-width-alt:2230;
52 
 width:46pt'>
53 
 <col class=xl68 width=893 style='mso-width-source:userset;mso-width-alt:32658;
54 
 width:670pt'>
55 
 <tr height=20 style='height:15.0pt'>
56 
  <td height=20 width=185 style='height:15.0pt;width:139pt'></td>
57 
  <td width=103 style='width:77pt'></td>
58 
  <td class=xl106 colspan=2 width=954 style='mso-ignore:colspan;width:716pt'>Open8
59 
  CPU Core Generics</td>
60 
 </tr>
61 
 <tr height=20 style='height:15.0pt'>
62 
  <td height=20 colspan=2 style='height:15.0pt;mso-ignore:colspan'></td>
63 
  <td class=xl67></td>
64 
  <td class=xl68></td>
65 
 </tr>
66 
 <tr height=20 style='height:15.0pt'>
67 
  <td height=20 class=xl69 style='height:15.0pt'>Option</td>
68 
  <td class=xl69>Argument Type</td>
69 
  <td class=xl70>Default</td>
70 
  <td class=xl72 width=893 style='width:670pt'>Description</td>
71 
 </tr>
72 
 <tr height=20 style='height:15.0pt'>
73 
  <td height=20 class=xl76 style='height:15.0pt;border-top:none'>Program_Start_Addr</td>
74 
  <td class=xl76 style='border-top:none;border-left:none'>16-bit Address</td>
75 
  <td class=xl103 style='border-top:none;border-left:none'>x&quot;0000&quot;</td>
76 
  <td class=xl78 width=893 style='border-top:none;border-left:none;width:670pt'>Initial
77 
  program counter location</td>
78 
 </tr>
79 
 <tr height=20 style='height:15.0pt'>
80 
  <td height=20 class=xl73 style='height:15.0pt;border-top:none'>ISR_Start_Addr</td>
81 
  <td class=xl73 style='border-top:none;border-left:none'>16-bit Address</td>
82 
  <td class=xl74 style='border-top:none;border-left:none'>x&quot;FFF0&quot;</td>
83 
  <td class=xl75 width=893 style='border-top:none;border-left:none;width:670pt'>Sets
84 
  the initial location of the interrupt vector table</td>
85 
 </tr>
86 
 <tr height=20 style='height:15.0pt'>
87 
  <td height=20 class=xl76 style='height:15.0pt;border-top:none'>Stack_Start_Addr</td>
88 
  <td class=xl76 style='border-top:none;border-left:none'>16-bit Address</td>
89 
  <td class=xl103 style='border-top:none;border-left:none'>x&quot;03FF&quot;</td>
90 
  <td class=xl78 width=893 style='border-top:none;border-left:none;width:670pt'>Initial
91 
  location of the CPU Stack - Must be located in accessible RAM</td>
92 
 </tr>
93 
 <tr height=40 style='height:30.0pt'>
94 
  <td height=40 class=xl73 style='height:30.0pt;border-top:none'>Allow_Stack_Address_Move</td>
95 
  <td class=xl73 style='border-top:none;border-left:none'>Boolean</td>
96 
  <td class=xl74 style='border-top:none;border-left:none'>FALSE</td>
97 
  <td class=xl75 width=893 style='border-top:none;border-left:none;width:670pt'>If
98 
  false, the RSP instruction will reset the stack pointer to
99 
  &quot;Stack_Start_Addr&quot; by default. If true, the RSP instruction will
100 
  either allow the stack pointer to be loaded from R1:R0 or copied to R1:R0
101 
  depending on the status of the specified ALU flag bit.</td>
102 
 </tr>
103 
 <tr height=80 style='height:60.0pt'>
104 
  <td height=80 class=xl76 style='height:60.0pt;border-top:none'>Stack_Xfer_Flag</td>
105 
  <td class=xl76 style='border-top:none;border-left:none'>Integer 0-7</td>
106 
  <td class=xl103 style='border-top:none;border-left:none'>PSR_GP4</td>
107 
  <td class=xl78 width=893 style='border-top:none;border-left:none;width:670pt'>Specifies
108 
  which processor flag controls the behavior of RSP when
109 
  'Allow_Stack_Address_move' is true. If the specified bit is clear ('0'), the
110 
  RSP instruction will transfer the stack pointer to R1:R0 (SP -&gt; R1:R0),
111 
  otherwise, if it is true ('1'), the RSP instruction will set the stack
112 
  pointer from R1:R0 ( R1:R0 -&gt; SP ). Any of the 8 CPU flags may be
113 
  specified, but the intent was to use FL_GP[1-4], as these are purely under
114 
  software control and are not otherwise modified by the ALU.</td>
115 
 </tr>
116 
 <tr height=80 style='height:60.0pt'>
117 
  <td height=80 class=xl73 style='height:60.0pt;border-top:none'>Enable_Auto_Increment</td>
118 
  <td class=xl73 style='border-top:none;border-left:none'>Boolean</td>
119 
  <td class=xl74 style='border-top:none;border-left:none'>FALSE</td>
120 
  <td class=xl75 width=893 style='border-top:none;border-left:none;width:670pt'>If
121 
  true, indexed instructions such as LDX, LDO, STX, STO will automatically
122 
  increment if an odd register is specified. The effect is similar to a normal
123 
  indexed instruction followed by an UPP instruction on the same register pair.
124 
  For example, LDX R5 (or LDX R4++) will result in R0 getting the data stored
125 
  at the address specified by R5:R4. Afterwards, the register pair R5:R4 will
126 
  be incremented by 1. If false, specifying either register in a register pair
127 
  will result in normal behavior.</td>
128 
 </tr>
129 
 <tr height=40 style='height:30.0pt'>
130 
  <td height=40 class=xl76 style='height:30.0pt;border-top:none'>BRK_Implements_WAI</td>
131 
  <td class=xl76 style='border-top:none;border-left:none'>Boolean</td>
132 
  <td class=xl103 style='border-top:none;border-left:none'>FALSE</td>
133 
  <td class=xl78 width=893 style='border-top:none;border-left:none;width:670pt'>If
134 
  true, the BRK instruction will cause the processor to halt as if an INT
135 
  instruction was executed, but without triggering an interrupt. This is useful
136 
  for pausing the CPU until an interrupt occurs. If false, the BRK instruction
137 
  simply causes the CPU to execute 5 NOP cycles.</td>
138 
 </tr>
139 
 <tr height=20 style='height:15.0pt'>
140 
  <td height=20 class=xl73 style='height:15.0pt;border-top:none'>Enable_NMI</td>
141 
  <td class=xl73 style='border-top:none;border-left:none'>Boolean</td>
142 
  <td class=xl74 style='border-top:none;border-left:none'>TRUE</td>
143 
  <td class=xl75 width=893 style='border-top:none;border-left:none;width:670pt'>Forces
144 
  bit 0 of the Interrupt Mask to 1, causing Interrupt 0 to be non-maskable.</td>
145 
 </tr>
146 
 <tr height=40 style='height:30.0pt'>
147 
  <td height=40 class=xl76 style='height:30.0pt;border-top:none'>Sequential_Interrupts</td>
148 
  <td class=xl76 style='border-top:none;border-left:none'>Boolean</td>
149 
  <td class=xl103 style='border-top:none;border-left:none'>FALSE</td>
150 
  <td class=xl78 width=893 style='border-top:none;border-left:none;width:670pt'>Prohibits
151 
  interrupts from initiating an ISR if the I-bit is set, making ISRs
152 
  sequential. This potentially blocks interrupt priority by allowing a lower
153 
  level interrupt to block a higher level interrupt. This can be fixed by
154 
  clearing the I-bit in interruptable ISRs.</td>
155 
 </tr>
156 
 <tr height=40 style='height:30.0pt'>
157 
  <td height=40 class=xl73 style='height:30.0pt;border-top:none'>RTI_Ignores_GP_Flags</td>
158 
  <td class=xl73 style='border-top:none;border-left:none'>Boolean</td>
159 
  <td class=xl74 style='border-top:none;border-left:none'>FALSE</td>
160 
  <td class=xl75 width=893 style='border-top:none;border-left:none;width:670pt'>If
161 
  set, preserves the general purpose flags GP_PSR4 to GP_PSR7 on ISR exit,
162 
  allowing them to be persistently set by interrupts. The lower four flag bits
163 
  are always restored.</td>
164 
 </tr>
165 
 <tr height=20 style='height:15.0pt'>
166 
  <td height=20 class=xl76 style='height:15.0pt;border-top:none'>Default_Interrupt_Mask</td>
167 
  <td class=xl76 style='border-top:none;border-left:none'>8-bit Data</td>
168 
  <td class=xl103 style='border-top:none;border-left:none'>x&quot;FF&quot;</td>
169 
  <td class=xl78 width=893 style='border-top:none;border-left:none;width:670pt'>Sets
170 
  the initial interrupt mask (note that bit 0 is ignored, as this is the NMI)</td>
171 
 </tr>
172 
 <tr height=20 style='height:15.0pt'>
173 
  <td height=20 class=xl73 style='height:15.0pt;border-top:none'>Clock_Frequency</td>
174 
  <td class=xl73 style='border-top:none;border-left:none'>Real</td>
175 
  <td class=xl74 style='border-top:none;border-left:none'>-</td>
176 
  <td class=xl75 width=893 style='border-top:none;border-left:none;width:670pt'>Clock
177 
  frequency in Hz of the CPU clock. Used to configure the 1Mhz/1uSec tick pulse</td>
178 
 </tr>
179 
 <![if supportMisalignedColumns]>
180 
 <tr height=0 style='display:none'>
181 
  <td width=185 style='width:139pt'></td>
182 
  <td width=103 style='width:77pt'></td>
183 
  <td width=61 style='width:46pt'></td>
184 
  <td width=893 style='width:670pt'></td>
185 
 </tr>
186 
 <![endif]>
187 
</table>
188 
 
189 
</body>
190 
 
191 
</html>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.