OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [include/] [gdb/] [sim-h8300.h] - Blame information for rev 24

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 17 khays
/* This file defines the interface between the h8300 simulator and gdb.
2
   Copyright (C) 2002, 2007, 2008, 2009, 2010, 2011
3
   Free Software Foundation, Inc.
4
 
5
   This file is part of GDB.
6
 
7
   This program is free software; you can redistribute it and/or modify
8
   it under the terms of the GNU General Public License as published by
9
   the Free Software Foundation; either version 3 of the License, or
10
   (at your option) any later version.
11
 
12
   This program is distributed in the hope that it will be useful,
13
   but WITHOUT ANY WARRANTY; without even the implied warranty of
14
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
   GNU General Public License for more details.
16
 
17
   You should have received a copy of the GNU General Public License
18
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
19
 
20
#if !defined (SIM_H8300_H)
21
#define SIM_H8300_H
22
 
23
#ifdef __cplusplus
24
extern "C" { //}
25
#endif
26
 
27
/* The simulator makes use of the following register information. */
28
 
29
  enum sim_h8300_regs
30
  {
31
    /* Registers common to all the H8 variants. */
32
    /* Start here: */
33
    SIM_H8300_R0_REGNUM,
34
    SIM_H8300_R1_REGNUM,
35
    SIM_H8300_R2_REGNUM,
36
    SIM_H8300_R3_REGNUM,
37
    SIM_H8300_R4_REGNUM,
38
    SIM_H8300_R5_REGNUM,
39
    SIM_H8300_R6_REGNUM,
40
    SIM_H8300_R7_REGNUM,
41
 
42
    SIM_H8300_CCR_REGNUM,  /* Contains processor status */
43
    SIM_H8300_PC_REGNUM,   /* Contains program counter */
44
    /* End here */
45
 
46
    SIM_H8300_EXR_REGNUM,  /* Contains extended processor status
47
                              H8S and higher */
48
    SIM_H8300_MACL_REGNUM, /* Lower part of MAC register (26xx only)*/
49
    SIM_H8300_MACH_REGNUM, /* High part of MAC register (26xx only) */
50
 
51
    SIM_H8300_CYCLE_REGNUM,
52
    SIM_H8300_INST_REGNUM,
53
    SIM_H8300_TICK_REGNUM
54
  };
55
 
56
  enum
57
  {
58
    SIM_H8300_ARG_FIRST_REGNUM = SIM_H8300_R0_REGNUM, /* first reg in which an arg
59
                                                         may be passed */
60
    SIM_H8300_ARG_LAST_REGNUM = SIM_H8300_R3_REGNUM,  /* last  reg in which an arg
61
                                                         may be passed */
62
    SIM_H8300_FP_REGNUM = SIM_H8300_R6_REGNUM, /* Contain address of executing
63
                                                  stack frame */
64
    SIM_H8300_SP_REGNUM = SIM_H8300_R7_REGNUM  /* Contains address of top of stack */
65
  };
66
 
67
  enum
68
  {
69
    SIM_H8300_NUM_COMMON_REGS = 10,
70
    SIM_H8300_S_NUM_REGS = 13,
71
    SIM_H8300_NUM_REGS = 16
72
  };
73
 
74
#ifdef __cplusplus
75
}
76
#endif
77
 
78
#endif                          /* SIM_H8300_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.