OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [include/] [gdb/] [sim-rl78.h] - Blame information for rev 174

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 166 khays
/* sim-rx.h --- interface between rl78 simulator and GDB.
2
 
3
   Copyright 2011-2012 Free Software Foundation, Inc.
4
 
5
   Contributed by Red Hat.
6
 
7
   This file is part of GDB.
8
 
9
   This program is free software; you can redistribute it and/or modify
10
   it under the terms of the GNU General Public License as published by
11
   the Free Software Foundation; either version 3 of the License, or
12
   (at your option) any later version.
13
 
14
   This program is distributed in the hope that it will be useful,
15
   but WITHOUT ANY WARRANTY; without even the implied warranty of
16
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
17
   GNU General Public License for more details.
18
 
19
   You should have received a copy of the GNU General Public License
20
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
21
 
22
#if !defined (SIM_RL78_H)
23
#define SIM_RL78_H
24
 
25
enum sim_rl78_regnum
26
{
27
  sim_rl78_bank0_r0_regnum,
28
  sim_rl78_bank0_r1_regnum,
29
  sim_rl78_bank0_r2_regnum,
30
  sim_rl78_bank0_r3_regnum,
31
  sim_rl78_bank0_r4_regnum,
32
  sim_rl78_bank0_r5_regnum,
33
  sim_rl78_bank0_r6_regnum,
34
  sim_rl78_bank0_r7_regnum,
35
 
36
  sim_rl78_bank1_r0_regnum,
37
  sim_rl78_bank1_r1_regnum,
38
  sim_rl78_bank1_r2_regnum,
39
  sim_rl78_bank1_r3_regnum,
40
  sim_rl78_bank1_r4_regnum,
41
  sim_rl78_bank1_r5_regnum,
42
  sim_rl78_bank1_r6_regnum,
43
  sim_rl78_bank1_r7_regnum,
44
 
45
  sim_rl78_bank2_r0_regnum,
46
  sim_rl78_bank2_r1_regnum,
47
  sim_rl78_bank2_r2_regnum,
48
  sim_rl78_bank2_r3_regnum,
49
  sim_rl78_bank2_r4_regnum,
50
  sim_rl78_bank2_r5_regnum,
51
  sim_rl78_bank2_r6_regnum,
52
  sim_rl78_bank2_r7_regnum,
53
 
54
  sim_rl78_bank3_r0_regnum,
55
  sim_rl78_bank3_r1_regnum,
56
  sim_rl78_bank3_r2_regnum,
57
  sim_rl78_bank3_r3_regnum,
58
  sim_rl78_bank3_r4_regnum,
59
  sim_rl78_bank3_r5_regnum,
60
  sim_rl78_bank3_r6_regnum,
61
  sim_rl78_bank3_r7_regnum,
62
 
63
  sim_rl78_psw_regnum,
64
  sim_rl78_es_regnum,
65
  sim_rl78_cs_regnum,
66
  sim_rl78_pc_regnum,
67
 
68
  sim_rl78_spl_regnum,
69
  sim_rl78_sph_regnum,
70
  sim_rl78_pmc_regnum,
71
  sim_rl78_mem_regnum,
72
 
73
  sim_rl78_num_regs
74
};
75
 
76
#endif /* SIM_RL78_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.