OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [include/] [opcode/] [mn10300.h] - Blame information for rev 21

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 17 khays
/* mn10300.h -- Header file for Matsushita 10300 opcode table
2
   Copyright 1996, 1997, 1998, 1999, 2003, 2010 Free Software Foundation, Inc.
3
   Written by Jeff Law, Cygnus Support
4
 
5
   This file is part of GDB, GAS, and the GNU binutils.
6
 
7
   GDB, GAS, and the GNU binutils are free software; you can redistribute
8
   them and/or modify them under the terms of the GNU General Public
9
   License as published by the Free Software Foundation; either version 3,
10
   or (at your option) any later version.
11
 
12
   GDB, GAS, and the GNU binutils are distributed in the hope that they
13
   will be useful, but WITHOUT ANY WARRANTY; without even the implied
14
   warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See
15
   the GNU General Public License for more details.
16
 
17
   You should have received a copy of the GNU General Public License
18
   along with this file; see the file COPYING3.  If not, write to the Free
19
   Software Foundation, 51 Franklin Street - Fifth Floor, Boston,
20
   MA 02110-1301, USA.  */
21
 
22
#ifndef MN10300_H
23
#define MN10300_H
24
 
25
/* The opcode table is an array of struct mn10300_opcode.  */
26
 
27
#define MN10300_MAX_OPERANDS 8
28
struct mn10300_opcode
29
{
30
  /* The opcode name.  */
31
  const char *name;
32
 
33
  /* The opcode itself.  Those bits which will be filled in with
34
     operands are zeroes.  */
35
  unsigned long opcode;
36
 
37
  /* The opcode mask.  This is used by the disassembler.  This is a
38
     mask containing ones indicating those bits which must match the
39
     opcode field, and zeroes indicating those bits which need not
40
     match (and are presumably filled in by operands).  */
41
  unsigned long mask;
42
 
43
  /* A bitmask.  For each operand, nonzero if it must not have the same
44
     register specification as all other operands with a nonzero bit in
45
     this flag.  ie 0x81 would indicate that operands 7 and 0 must not
46
     match.  Note that we count operands from left to right as they appear
47
     in the operands specification below.  */
48
  unsigned int no_match_operands;
49
 
50
  /* The format of this opcode.  */
51
  unsigned char format;
52
 
53
  /* Bitmask indicating what cpu variants this opcode is available on.
54
     We assume mn10300 base opcodes are available everywhere, so we only
55
     have to note opcodes which are available on other variants.  */
56
  unsigned int machine;
57
 
58
  /* An array of operand codes.  Each code is an index into the
59
     operand table.  They appear in the order which the operands must
60
     appear in assembly code, and are terminated by a zero.  */
61
  unsigned char operands[MN10300_MAX_OPERANDS];
62
};
63
 
64
/* The table itself is sorted by major opcode number, and is otherwise
65
   in the order in which the disassembler should consider
66
   instructions.  */
67
extern const struct mn10300_opcode mn10300_opcodes[];
68
extern const int mn10300_num_opcodes;
69
 
70
 
71
/* The operands table is an array of struct mn10300_operand.  */
72
 
73
struct mn10300_operand
74
{
75
  /* The number of bits in the operand.  */
76
  int bits;
77
 
78
  /* How far the operand is left shifted in the instruction.  */
79
  int shift;
80
 
81
  /* One bit syntax flags.  */
82
  int flags;
83
};
84
 
85
/* Elements in the table are retrieved by indexing with values from
86
   the operands field of the mn10300_opcodes table.  */
87
 
88
extern const struct mn10300_operand mn10300_operands[];
89
 
90
/* Values defined for the flags field of a struct mn10300_operand.  */
91
#define MN10300_OPERAND_DREG 0x1
92
 
93
#define MN10300_OPERAND_AREG 0x2
94
 
95
#define MN10300_OPERAND_SP 0x4
96
 
97
#define MN10300_OPERAND_PSW 0x8
98
 
99
#define MN10300_OPERAND_MDR 0x10
100
 
101
#define MN10300_OPERAND_SIGNED 0x20
102
 
103
#define MN10300_OPERAND_PROMOTE 0x40
104
 
105
#define MN10300_OPERAND_PAREN 0x80
106
 
107
#define MN10300_OPERAND_REPEATED 0x100
108
 
109
#define MN10300_OPERAND_EXTENDED 0x200
110
 
111
#define MN10300_OPERAND_SPLIT 0x400
112
 
113
#define MN10300_OPERAND_REG_LIST 0x800
114
 
115
#define MN10300_OPERAND_PCREL 0x1000
116
 
117
#define MN10300_OPERAND_MEMADDR 0x2000
118
 
119
#define MN10300_OPERAND_RELAX 0x4000
120
 
121
#define MN10300_OPERAND_USP 0x8000
122
 
123
#define MN10300_OPERAND_SSP 0x10000
124
 
125
#define MN10300_OPERAND_MSP 0x20000
126
 
127
#define MN10300_OPERAND_PC 0x40000
128
 
129
#define MN10300_OPERAND_EPSW 0x80000
130
 
131
#define MN10300_OPERAND_RREG 0x100000
132
 
133
#define MN10300_OPERAND_XRREG 0x200000
134
 
135
#define MN10300_OPERAND_PLUS 0x400000
136
 
137
#define MN10300_OPERAND_24BIT 0x800000
138
 
139
#define MN10300_OPERAND_FSREG 0x1000000
140
 
141
#define MN10300_OPERAND_FDREG 0x2000000
142
 
143
#define MN10300_OPERAND_FPCR 0x4000000
144
 
145
/* Opcode Formats.  */
146
#define FMT_S0 1
147
#define FMT_S1 2
148
#define FMT_S2 3
149
#define FMT_S4 4
150
#define FMT_S6 5
151
#define FMT_D0 6
152
#define FMT_D1 7
153
#define FMT_D2 8
154
#define FMT_D4 9
155
#define FMT_D5 10
156
#define FMT_D6 11
157
#define FMT_D7 12
158
#define FMT_D8 13
159
#define FMT_D9 14
160
#define FMT_D10 15
161
#define FMT_D3 16
162
 
163
/* Variants of the mn10300 which have additional opcodes.  */
164
#define MN103 300
165
#define AM30  300
166
 
167
#define AM33 330
168
#define AM33_2 332
169
 
170
#endif /* MN10300_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.