OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [scripttempl/] [tic30coff.sc] - Blame information for rev 279

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 145 khays
cat <
2
OUTPUT_FORMAT("${OUTPUT_FORMAT}")
3
OUTPUT_ARCH("${OUTPUT_ARCH}")
4
 
5
MEMORY
6
{
7
        rom : ORIGIN = 0x00000300, LENGTH = 16k
8
        ram : ORIGIN = 0x00000300 + 16k, LENGTH = 16k
9
        ramblk0 : ORIGIN = 0x02026000, LENGTH = 0x1000
10
        ramblk1 : ORIGIN = 0x02027000, LENGTH = 0x1000
11
}
12
 
13
SECTIONS
14
{
15
.vectors 0x00000000 :
16
{
17
        *(vectors)
18
}
19
 
20
.text :
21
{
22
        *(.text)
23
} > rom
24
 
25
.const :
26
{
27
        *(.const)
28
        __etext = . ;
29
} > rom
30
 
31
.mdata : AT( ADDR(.const) + SIZEOF(.const) )
32
{
33
        __data = . ;
34
        *(.data);
35
        __edata = . ;
36
} > ram
37
 
38
.bss :
39
{
40
        __bss = . ;
41
        *(.bss);
42
        *(COMMON);
43
        __ebss = . ;
44
} > ram
45
 
46
.ram0 :
47
{
48
        *(ram0)
49
} > ramblk0
50
 
51
.ram1 :
52
{
53
        *(ram1)
54
} > ramblk1
55
 
56
}
57
 
58
EOF

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.