OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-arm/] [mixed-app.d] - Blame information for rev 146

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 33 khays
 
2
tmpdir/mixed-app:     file format elf32-(little|big)arm
3
architecture: arm, flags 0x00000112:
4
EXEC_P, HAS_SYMS, D_PAGED
5
start address 0x.*
6
 
7
Disassembly of section .plt:
8
 
9
.* <.plt>:
10
 .*:    e52de004        push    {lr}            ; \(str lr, \[sp, #-4\]!\)
11
 .*:    e59fe004        ldr     lr, \[pc, #4\]  ; .* <_start-0x28>
12
 .*:    e08fe00e        add     lr, pc, lr
13
 .*:    e5bef008        ldr     pc, \[lr, #8\]!
14
 .*:    .*
15
 .*:    4778            bx      pc
16
 .*:    46c0            nop                     ; \(mov r8, r8\)
17
 .*:    e28fc6.*        add     ip, pc, #.*
18
 .*:    e28cca.*        add     ip, ip, #.*     ; 0x.*
19
 .*:    e5bcf.*         ldr     pc, \[ip, #.*\]!.*
20
 .*:    e28fc6.*        add     ip, pc, #.*
21
 .*:    e28cca.*        add     ip, ip, #.*     ; 0x.*
22
 .*:    e5bcf.*         ldr     pc, \[ip, #.*\]!.*
23
Disassembly of section .text:
24
 
25
.* <_start>:
26
 .*:    e1a0c00d        mov     ip, sp
27
 .*:    e92dd800        push    {fp, ip, lr, pc}
28
 .*:    eb000004        bl      .* 
29
 .*:    e89d6800        ldm     sp, {fp, sp, lr}
30
 .*:    e12fff1e        bx      lr
31
 .*:    e1a00000        nop                     ; \(mov r0, r0\)
32
 .*:    e1a00000        nop                     ; \(mov r0, r0\)
33
 .*:    e1a00000        nop                     ; \(mov r0, r0\)
34
 
35
.* :
36
 .*:    e1a0c00d        mov     ip, sp
37
 .*:    e92dd800        push    {fp, ip, lr, pc}
38
 .*:    ebffff..        bl      .*
39
 .*:    e89d6800        ldm     sp, {fp, sp, lr}
40
 .*:    e12fff1e        bx      lr
41
 .*:    e1a00000        nop                     ; \(mov r0, r0\)
42
 .*:    e1a00000        nop                     ; \(mov r0, r0\)
43
 .*:    e1a00000        nop                     ; \(mov r0, r0\)
44
 
45
.* :
46
 .*:    e12fff1e        bx      lr
47
 .*:    e1a00000        nop                     ; \(mov r0, r0\)
48
 .*:    e1a00000        nop                     ; \(mov r0, r0\)
49
 .*:    e1a00000        nop                     ; \(mov r0, r0\)
50
 
51
.* :
52
 .*:    b500            push    {lr}
53
 .*:    f7ff ffc.       bl      .* <_start-0x..>
54
 .*:    bd00            pop     {pc}
55
 .*:    4770            bx      lr
56
 .*:    46c0            nop                     ; \(mov r8, r8\)
57
 .*:    46c0            nop                     ; \(mov r8, r8\)
58
 .*:    46c0            nop                     ; \(mov r8, r8\)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.