OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-arm/] [tls-longplt.d] - Blame information for rev 33

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 33 khays 
.*:     file format elf32-.*arm
2 
architecture: arm, flags 0x00000112:
3 
EXEC_P, HAS_SYMS, D_PAGED
4 
start address 0x.*
5 
 
6 
Disassembly of section .plt:
7 
 
8 
0000819c <.plt>:
9 
    819c:       e52de004        push    {lr}            ; .*
10 
    81a0:       e59fe004        ldr     lr, \[pc, #4\]  ; .*
11 
    81a4:       e08fe00e        add     lr, pc, lr
12 
    81a8:       e5bef008        ldr     pc, \[lr, #8\]!
13 
    81ac:       00008100        .word   0x00008100
14 
    81b0:       e08e0000        add     r0, lr, r0
15 
    81b4:       e5901004        ldr     r1, \[r0, #4]
16 
    81b8:       e12fff11        bx      r1
17 
    81bc:       e52d2004        push    {r2}            ; .*
18 
    81c0:       e59f200c        ldr     r2, \[pc, #12\] ; .*
19 
    81c4:       e59f100c        ldr     r1, \[pc, #12\] ; .*
20 
    81c8:       e79f2002        ldr     r2, \[pc, r2\]
21 
    81cc:       e081100f        add     r1, r1, pc
22 
    81d0:       e12fff12        bx      r2
23 
    81d4:       000080f4        .word   0x000080f4
24 
    81d8:       000080d8        .word   0x000080d8
25 
 
26 
Disassembly of section .text:
27 
 
28 
000081dc :
29 
    81dc:       e59f0004        ldr     r0, \[pc, #4\]  ; .*
30 
    81e0:       fafffff2        blx     81b0 .*
31 
    81e4:       e1a00000        nop                     ; .*
32 
    81e8:       000080d4        .word   0x000080d4
33 
    81ec:       4801            ldr     r0, \[pc, #4\]  ; .*
34 
    81ee:       f7ff efe0       blx     81b0 .*
35 
    81f2:       46c0            nop                     ; .*
36 
    81f4:       000080c5        .word   0x000080c5
37 
 
38 
Disassembly of section .foo:
39 
 
40 
04001000 :
41 
 4001000:       e59f0004        ldr     r0, \[pc, #4\]  ; .*
42 
 4001004:       e79f0000        ldr     r0, \[pc, r0\]
43 
 4001008:       e1a00000        nop                     ; .*
44 
 400100c:       fc00f2b4        .word   0xfc00f2b4
45 
 4001010:       e59f0004        ldr     r0, \[pc, #4\]  ; .*
46 
 4001014:       fa000005        blx     4001030 .*
47 
 4001018:       e1a00000        nop                     ; .*
48 
 400101c:       fc00f2a0        .word   0xfc00f2a0
49 
 4001020:       4801            ldr     r0, \[pc, #4\]  ; .*
50 
 4001022:       f000 f809       bl      4001038 .*
51 
 4001026:       46c0            nop                     ; .*
52 
 4001028:       fc00f291        .word   0xfc00f291
53 
 400102c:       00000000        .word   0x00000000
54 
 
55 
04001030 <__unnamed_veneer>:
56 
 4001030:       e51ff004        ldr     pc, \[pc, #-4\] ; .*
57 
 4001034:       000081b0        .word   0x000081b0
58 
 
59 
04001038 <__unnamed_veneer>:
60 
 4001038:       4778            bx      pc
61 
 400103a:       46c0            nop                     ; .*
62 
 400103c:       e51ff004        ldr     pc, \[pc, #-4\] ; .*
63 
 4001040:       000081b0        .word   0x000081b0
64 
 4001044:       00000000        .word   0x00000000

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.