OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-arm/] [tls-thumb1.d] - Blame information for rev 55

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 33 khays 
.*:     file format elf32-.*arm
2 
architecture: arm, flags 0x00000150:
3 
HAS_SYMS, DYNAMIC, D_PAGED
4 
start address 0x.*
5 
 
6 
Disassembly of section .plt:
7 
 
8 
00008164 <.plt>:
9 
    8164:       e52de004        push    {lr}            ; .*
10 
    8168:       e59fe004        ldr     lr, \[pc, #4\]  ; .*
11 
    816c:       e08fe00e        add     lr, pc, lr
12 
    8170:       e5bef008        ldr     pc, \[lr, #8\]!
13 
    8174:       000080f0        .word   0x000080f0
14 
    8178:       e08e0000        add     r0, lr, r0
15 
    817c:       e5901004        ldr     r1, \[r0, #4\]
16 
    8180:       e12fff11        bx      r1
17 
    8184:       e52d2004        push    {r2}            ; .*
18 
    8188:       e59f200c        ldr     r2, \[pc, #12\] ; .*
19 
    818c:       e59f100c        ldr     r1, \[pc, #12\] ; .*
20 
    8190:       e79f2002        ldr     r2, \[pc, r2\]
21 
    8194:       e081100f        add     r1, r1, pc
22 
    8198:       e12fff12        bx      r2
23 
    819c:       000080e8        .word   0x000080e8
24 
    81a0:       000080c8        .word   0x000080c8
25 
 
26 
Disassembly of section .text:
27 
 
28 
000081a8 :
29 
    81a8:       e59f0004        ldr     r0, \[pc, #4\]  ; .*
30 
    81ac:       ebfffff1        bl      8178 .*
31 
    81b0:       e1a00000        nop                     ; .*
32 
    81b4:       000080c0        .word   0x000080c0
33 
    81b8:       4801            ldr     r0, \[pc, #4\]  ; .*
34 
    81ba:       f000 f805       bl      81c8 .*
35 
    81be:       46c0            nop                     ; .*
36 
    81c0:       000080b1        .word   0x000080b1
37 
    81c4:       00000000        .word   0x00000000
38 
 
39 
000081c8 <__unnamed_veneer>:
40 
    81c8:       4778            bx      pc
41 
    81ca:       46c0            nop                     ; .*
42 
    81cc:       e59f1000        ldr     r1, \[pc\]      ; .*
43 
    81d0:       e081f00f        add     pc, r1, pc
44 
    81d4:       ffffffa0        .word   0xffffffa0
45 
 
46 
Disassembly of section .foo:
47 
 
48 
04001000 :
49 
 4001000:       e59f0004        ldr     r0, \[pc, #4\]  ; .*
50 
 4001004:       eb000009        bl      4001030 .*
51 
 4001008:       e1a00000        nop                     ; .*
52 
 400100c:       fc00f268        .word   0xfc00f268
53 
 4001010:       e59f0004        ldr     r0, \[pc, #4\]  ; .*
54 
 4001014:       eb000005        bl      4001030 .*
55 
 4001018:       e1a00000        nop                     ; .*
56 
 400101c:       fc00f260        .word   0xfc00f260
57 
 4001020:       4801            ldr     r0, \[pc, #4\]  ; .*
58 
 4001022:       f000 f80b       bl      400103c .*
59 
 4001026:       46c0            nop                     ; .*
60 
 4001028:       fc00f249        .word   0xfc00f249
61 
 400102c:       00000000        .word   0x00000000
62 
 
63 
04001030 <__unnamed_veneer>:
64 
 4001030:       e59f1000        ldr     r1, \[pc\]      ; .*
65 
 4001034:       e08ff001        add     pc, pc, r1
66 
 4001038:       fc00713c        .word   0xfc00713c
67 
 
68 
0400103c <__unnamed_veneer>:
69 
 400103c:       4778            bx      pc
70 
 400103e:       46c0            nop                     ; .*
71 
 4001040:       e59f1000        ldr     r1, \[pc\]      ; .*
72 
 4001044:       e081f00f        add     pc, r1, pc
73 
 4001048:       fc00712c        .word   0xfc00712c
74 
 400104c:       00000000        .word   0x00000000

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.