OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-elf/] [flags1.d] - Blame information for rev 117

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 53 khays
#name: --set-section-flags test 1 (sections)
2
#ld: -Tflags1.ld
3
#objcopy_linked_file: --set-section-flags .post_text_reserve=contents,alloc,load,readonly,code
4
#readelf: -l --wide
5
#xfail: "avr-*-*" "dlx-*-*" "h8300-*-*" "i960-*-*" "ip2k-*-*" "m32r-*-*"
6
#xfail: "moxie-*-*" "mt-*-*" "msp430-*-*"
7
#xfail: "*-*-hpux*" "hppa*64*-*-*"
8
# Fails on the AVR, DLX, H8300, I960, IP2K, M32R, MOXIE, MT, and MSP430
9
#  because the two sections are not merged into one segment.
10
#  (There is no good reason why they have to be).
11
# Fails on HPUX systems because the .type pseudo-op behaves differently.
12
# Fails on hppa64 because a PHDR is always added.
13
 
14
#...
15
Program Headers:
16
  Type.*
17
  LOAD +0x[0-9a-f]+ 0x0*0 0x0*0 0x0*01(6[1-9a-f]|70) 0x0*01(6[1-9a-f]|70) RWE 0x[0-9a-f]+
18
 
19
#...
20
  Segment Sections...
21
   00[ \t]+.text .post_text_reserve[ \t]*
22
#pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.