OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-mips-elf/] [mips16-intermix.d] - Blame information for rev 84

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 84 khays
 
2
.*: +file format .*
3
 
4
SYMBOL TABLE:
5
#...
6
.* l     F .text        0+[0-9a-f]+ m32_static_l
7
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static_l
8
.* l     F .text        0+[0-9a-f]+ m32_static1_l
9
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static1_l
10
.* l     F .text        0+[0-9a-f]+ m32_static32_l
11
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static32_l
12
.* l     F .text        0+[0-9a-f]+ m32_static16_l
13
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static16_l
14
.* l     F .text        0+[0-9a-f]+ __fn_stub_m16_d
15
.* l     F .text        0+[0-9a-f]+ m32_static_d
16
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static_d
17
.* l     F .text        0+[0-9a-f]+ m32_static1_d
18
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static1_d
19
.* l     F .text        0+[0-9a-f]+ __fn_stub_m16_static1_d
20
.* l     F .text        0+[0-9a-f]+ m32_static32_d
21
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static32_d
22
.* l     F .text        0+[0-9a-f]+ __fn_stub_m16_static32_d
23
.* l     F .text        0+[0-9a-f]+ m32_static16_d
24
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static16_d
25
.* l     F .text        0+[0-9a-f]+ m32_static_ld
26
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static_ld
27
.* l     F .text        0+[0-9a-f]+ m32_static1_ld
28
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static1_ld
29
.* l     F .text        0+[0-9a-f]+ m32_static32_ld
30
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static32_ld
31
.* l     F .text        0+[0-9a-f]+ m32_static16_ld
32
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static16_ld
33
.* l     F .text        0+[0-9a-f]+ __fn_stub_m16_dl
34
.* l     F .text        0+[0-9a-f]+ m32_static_dl
35
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static_dl
36
.* l     F .text        0+[0-9a-f]+ m32_static1_dl
37
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static1_dl
38
.* l     F .text        0+[0-9a-f]+ __fn_stub_m16_static1_dl
39
.* l     F .text        0+[0-9a-f]+ m32_static32_dl
40
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static32_dl
41
.* l     F .text        0+[0-9a-f]+ __fn_stub_m16_static32_dl
42
.* l     F .text        0+[0-9a-f]+ m32_static16_dl
43
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static16_dl
44
.* l     F .text        0+[0-9a-f]+ __fn_stub_m16_dlld
45
.* l     F .text        0+[0-9a-f]+ m32_static_dlld
46
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static_dlld
47
.* l     F .text        0+[0-9a-f]+ m32_static1_dlld
48
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static1_dlld
49
.* l     F .text        0+[0-9a-f]+ __fn_stub_m16_static1_dlld
50
.* l     F .text        0+[0-9a-f]+ m32_static32_dlld
51
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static32_dlld
52
.* l     F .text        0+[0-9a-f]+ __fn_stub_m16_static32_dlld
53
.* l     F .text        0+[0-9a-f]+ m32_static16_dlld
54
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static16_dlld
55
.* l     F .text        0+[0-9a-f]+ m32_static_d_l
56
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static_d_l
57
.* l     F .text        0+[0-9a-f]+ m32_static1_d_l
58
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static1_d_l
59
.* l     F .text        0+[0-9a-f]+ m32_static32_d_l
60
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static32_d_l
61
.* l     F .text        0+[0-9a-f]+ m32_static16_d_l
62
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static16_d_l
63
# ??? We aren't yet able to get rid of the symbol table entry for
64
# __fn_stub_m16_d_d, or its .pdr entry.
65
.* l     F .text        0+[0-9a-f]+ *
66
.* l     F .text        0+[0-9a-f]+ m32_static_d_d
67
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static_d_d
68
.* l     F .text        0+[0-9a-f]+ m32_static1_d_d
69
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static1_d_d
70
.* l     F .text        0+[0-9a-f]+ __fn_stub_m16_static1_d_d
71
.* l     F .text        0+[0-9a-f]+ m32_static32_d_d
72
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static32_d_d
73
.* l     F .text        0+[0-9a-f]+ __fn_stub_m16_static32_d_d
74
.* l     F .text        0+[0-9a-f]+ m32_static16_d_d
75
.* l     F .text        0+[0-9a-f]+ 0xf0 m16_static16_d_d
76
#...
77
.* l     F .text        0+[0-9a-f]+ __call_stub_m32_static1_d
78
.* l     F .text        0+[0-9a-f]+ __call_stub_m16_static1_d
79
.* l     F .text        0+[0-9a-f]+ __call_stub_m32_static1_dl
80
.* l     F .text        0+[0-9a-f]+ __call_stub_m16_static1_dl
81
.* l     F .text        0+[0-9a-f]+ __call_stub_m32_static1_dlld
82
.* l     F .text        0+[0-9a-f]+ __call_stub_m16_static1_dlld
83
.* l     F .text        0+[0-9a-f]+ __call_stub_fp_m32_static1_d_l
84
.* l     F .text        0+[0-9a-f]+ __call_stub_fp_m16_static1_d_l
85
.* l     F .text        0+[0-9a-f]+ __call_stub_fp_m32_static1_d_d
86
.* l     F .text        0+[0-9a-f]+ __call_stub_fp_m16_static1_d_d
87
.* l     F .text        0+[0-9a-f]+ __call_stub_m32_static16_d
88
.* l     F .text        0+[0-9a-f]+ __call_stub_m16_static16_d
89
.* l     F .text        0+[0-9a-f]+ __call_stub_m32_static16_dl
90
.* l     F .text        0+[0-9a-f]+ __call_stub_m16_static16_dl
91
.* l     F .text        0+[0-9a-f]+ __call_stub_m32_static16_dlld
92
.* l     F .text        0+[0-9a-f]+ __call_stub_m16_static16_dlld
93
.* l     F .text        0+[0-9a-f]+ __call_stub_fp_m32_static16_d_l
94
.* l     F .text        0+[0-9a-f]+ __call_stub_fp_m16_static16_d_l
95
.* l     F .text        0+[0-9a-f]+ __call_stub_fp_m32_static16_d_d
96
.* l     F .text        0+[0-9a-f]+ __call_stub_fp_m16_static16_d_d
97
#...
98
.* g     F .text        0+[0-9a-f]+ m32_ld
99
#...
100
.* g     F .text        0+[0-9a-f]+ m32_d_l
101
.* g     F .text        0+[0-9a-f]+ 0xf0 m16_d_d
102
.* g     F .text        0+[0-9a-f]+ 0xf0 m16_d
103
#...
104
.* g     F .text        0+[0-9a-f]+ 0xf0 f16
105
#...
106
.* g     F .text        0+[0-9a-f]+ m32_d
107
#...
108
.* g     F .text        0+[0-9a-f]+ 0xf0 m16_dl
109
#...
110
.* g     F .text        0+[0-9a-f]+ f32
111
#...
112
.* g     F .text        0+[0-9a-f]+ 0xf0 m16_l
113
#...
114
.* g     F .text        0+[0-9a-f]+ 0xf0 m16_ld
115
#...
116
.* g     F .text        0+[0-9a-f]+ 0xf0 m16_dlld
117
.* g     F .text        0+[0-9a-f]+ m32_d_d
118
#...
119
.* g     F .text        0+[0-9a-f]+ m32_dl
120
#...
121
.* g     F .text        0+[0-9a-f]+ m32_dlld
122
#...
123
.* g     F .text        0+[0-9a-f]+ 0xf0 m16_d_l
124
#...
125
.* g     F .text        0+[0-9a-f]+ m32_l
126
#pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.