OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-mips-elf/] [reloc-1a.s] - Blame information for rev 84

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 84 khays
        .globl  _start
2
        .globl  sdg
3
        .set    noreorder
4
        .ent    tstarta
5
tstarta:
6
_start:
7
        lui     $4,%hi(tstarta - 0x8010)
8
        addiu   $4,$4,%lo(tstarta - 0x8010)
9
        lui     $4,%hi(tstarta - 0x8000)
10
        addiu   $4,$4,%lo(tstarta - 0x8000)
11
        lui     $4,%hi(tstarta)
12
        addiu   $4,$4,%lo(tstarta)
13
        lui     $4,%hi(tstarta + 0x7ff0)
14
        addiu   $4,$4,%lo(tstarta + 0x7ff0)
15
t32a:
16
        lui     $4,%hi(tstarta + 0x8010)
17
        addiu   $4,$4,%lo(tstarta + 0x8010)
18
 
19
        lui     $4,%hi(t32a - 0x8010)
20
        addiu   $4,$4,%lo(t32a - 0x8010)
21
        lui     $4,%hi(t32a - 0x8000)
22
        addiu   $4,$4,%lo(t32a - 0x8000)
23
        lui     $4,%hi(t32a)
24
        addiu   $4,$4,%lo(t32a)
25
        lui     $4,%hi(t32a + 0x7ff0)
26
        addiu   $4,$4,%lo(t32a + 0x7ff0)
27
        lui     $4,%hi(t32a + 0x8010)
28
        addiu   $4,$4,%lo(t32a + 0x8010)
29
 
30
        lui     $4,%hi(_start - 0x8010)
31
        addiu   $4,$4,%lo(_start - 0x8010)
32
        lui     $4,%hi(_start - 0x8000)
33
        addiu   $4,$4,%lo(_start - 0x8000)
34
        lui     $4,%hi(_start)
35
        addiu   $4,$4,%lo(_start)
36
        lui     $4,%hi(_start + 0x7ff0)
37
        addiu   $4,$4,%lo(_start + 0x7ff0)
38
        lui     $4,%hi(_start + 0x8010)
39
        addiu   $4,$4,%lo(_start + 0x8010)
40
 
41
        lui     $4,%got(tstarta - 0x8010)
42
        addiu   $4,$4,%lo(tstarta - 0x8010)
43
        lui     $4,%got(tstarta - 0x8000)
44
        addiu   $4,$4,%lo(tstarta - 0x8000)
45
        lui     $4,%got(tstarta)
46
        addiu   $4,$4,%lo(tstarta)
47
        lui     $4,%got(tstarta + 0x7ff0)
48
        addiu   $4,$4,%lo(tstarta + 0x7ff0)
49
        lui     $4,%got(tstarta + 0x8010)
50
        addiu   $4,$4,%lo(tstarta + 0x8010)
51
 
52
        lui     $4,%got(t32a - 0x8010)
53
        addiu   $4,$4,%lo(t32a - 0x8010)
54
        lui     $4,%got(t32a - 0x8000)
55
        addiu   $4,$4,%lo(t32a - 0x8000)
56
        lui     $4,%got(t32a)
57
        addiu   $4,$4,%lo(t32a)
58
        lui     $4,%got(t32a + 0x7ff0)
59
        addiu   $4,$4,%lo(t32a + 0x7ff0)
60
        lui     $4,%got(t32a + 0x8010)
61
        addiu   $4,$4,%lo(t32a + 0x8010)
62
 
63
        addiu   $4,$4,%gp_rel(sdg - 4)
64
        addiu   $4,$4,%gp_rel(sdg)
65
        addiu   $4,$4,%gp_rel(sdg + 4)
66
 
67
        addiu   $4,$4,%gp_rel(sdla - 4)
68
        addiu   $4,$4,%gp_rel(sdla)
69
        addiu   $4,$4,%gp_rel(sdla + 4)
70
 
71
        jal     tstarta - 4
72
        nop
73
        jal     tstarta
74
        nop
75
        jal     tstarta + 4
76
        nop
77
 
78
        jal     t32a - 4
79
        nop
80
        jal     t32a
81
        nop
82
        jal     t32a + 4
83
        nop
84
 
85
        jal     _start - 4
86
        nop
87
        jal     _start
88
        nop
89
        jal     _start + 4
90
        nop
91
 
92
        .org    0xfff0
93
 
94
        .end    tstarta
95
 
96
        .section .sdata
97
        .space  16
98
sdg:
99
sdla:
100
        .space  16

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.