OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-mips-elf/] [reloc-1b.s] - Blame information for rev 84

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 84 khays
        .set    noreorder
2
        .ent    tstartb
3
tstartb:
4
        lui     $4,%hi(tstartb - 0x8010)        # .text + 0x7fe0
5
        addiu   $4,$4,%lo(tstartb - 0x8010)
6
        lui     $4,%hi(tstartb - 0x8000)        # .text + 0x7ff0
7
        addiu   $4,$4,%lo(tstartb - 0x8000)
8
        lui     $4,%hi(tstartb)                 # .text + 0xfff0
9
        addiu   $4,$4,%lo(tstartb)
10
        lui     $4,%hi(tstartb + 0x7ff0)        # .text + 0x17fe0
11
        addiu   $4,$4,%lo(tstartb + 0x7ff0)
12
t32b:
13
        lui     $4,%hi(tstartb + 0x8010)        # .text + 0x18000
14
        addiu   $4,$4,%lo(tstartb + 0x8010)
15
 
16
        lui     $4,%hi(t32b - 0x8010)           # .text + 0x8000
17
        addiu   $4,$4,%lo(t32b - 0x8010)
18
        lui     $4,%hi(t32b - 0x8000)           # .text + 0x8010
19
        addiu   $4,$4,%lo(t32b - 0x8000)
20
        lui     $4,%hi(t32b)                    # .text + 0x10010
21
        addiu   $4,$4,%lo(t32b)
22
        lui     $4,%hi(t32b + 0x7ff0)           # .text + 0x18000
23
        addiu   $4,$4,%lo(t32b + 0x7ff0)
24
        lui     $4,%hi(t32b + 0x8010)           # .text + 0x18020
25
        addiu   $4,$4,%lo(t32b + 0x8010)
26
 
27
        lui     $4,%hi(_start - 0x8010)
28
        addiu   $4,$4,%lo(_start - 0x8010)
29
        lui     $4,%hi(_start - 0x8000)
30
        addiu   $4,$4,%lo(_start - 0x8000)
31
        lui     $4,%hi(_start)
32
        addiu   $4,$4,%lo(_start)
33
        lui     $4,%hi(_start + 0x7ff0)
34
        addiu   $4,$4,%lo(_start + 0x7ff0)
35
        lui     $4,%hi(_start + 0x8010)
36
        addiu   $4,$4,%lo(_start + 0x8010)
37
 
38
        lui     $4,%got(tstartb - 0x8010)       # .text + 0x7fe0
39
        addiu   $4,$4,%lo(tstartb - 0x8010)
40
        lui     $4,%got(tstartb - 0x8000)       # .text + 0x7ff0
41
        addiu   $4,$4,%lo(tstartb - 0x8000)
42
        lui     $4,%got(tstartb)                        # .text + 0xfff0
43
        addiu   $4,$4,%lo(tstartb)
44
        lui     $4,%got(tstartb + 0x7ff0)       # .text + 0x17fe0
45
        addiu   $4,$4,%lo(tstartb + 0x7ff0)
46
        lui     $4,%got(tstartb + 0x8010)       # .text + 0x18000
47
        addiu   $4,$4,%lo(tstartb + 0x8010)
48
 
49
        lui     $4,%got(t32b - 0x8010)          # .text + 0x8000
50
        addiu   $4,$4,%lo(t32b - 0x8010)
51
        lui     $4,%got(t32b - 0x8000)          # .text + 0x8010
52
        addiu   $4,$4,%lo(t32b - 0x8000)
53
        lui     $4,%got(t32b)                   # .text + 0x10010
54
        addiu   $4,$4,%lo(t32b)
55
        lui     $4,%got(t32b + 0x7ff0)          # .text + 0x18000
56
        addiu   $4,$4,%lo(t32b + 0x7ff0)
57
        lui     $4,%got(t32b + 0x8010)          # .text + 0x18020
58
        addiu   $4,$4,%lo(t32b + 0x8010)
59
 
60
        addiu   $4,$4,%gp_rel(sdg - 4)
61
        addiu   $4,$4,%gp_rel(sdg)
62
        addiu   $4,$4,%gp_rel(sdg + 4)
63
 
64
        addiu   $4,$4,%gp_rel(sdlb - 4)
65
        addiu   $4,$4,%gp_rel(sdlb)
66
        addiu   $4,$4,%gp_rel(sdlb + 4)
67
 
68
        jal     tstartb - 4                     # .text + 0xffec
69
        nop
70
        jal     tstartb                         # .text + 0xfff0
71
        nop
72
        jal     tstartb + 4                     # .text + 0xfff4
73
        nop
74
 
75
        jal     t32b - 4                        # .text + 0x1000c
76
        nop
77
        jal     t32b                            # .text + 0x10010
78
        nop
79
        jal     t32b + 4                        # .text + 0x10014
80
        nop
81
 
82
        jal     _start - 4
83
        nop
84
        jal     _start
85
        nop
86
        jal     _start + 4
87
        nop
88
 
89
        .space  16
90
        .end    tstartb
91
 
92
        .section .sdata
93
        .space  16
94
sdlb:
95
        .space  16

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.