OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-mips-elf/] [reloc-2b.s] - Blame information for rev 146

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 84 khays
        .set    noreorder
2
        .ent    tstartb
3
tstartb:
4
        lui     $4,%hi(tstartb - 0x8010)        # .text + 0x7fe0
5
        addiu   $4,$4,%lo(tstartb - 0x8010)
6
        lui     $4,%hi(tstartb - 0x8000)        # .text + 0x7ff0
7
        addiu   $4,$4,%lo(tstartb - 0x8000)
8
        lui     $4,%hi(tstartb)                 # .text + 0xfff0
9
        addiu   $4,$4,%lo(tstartb)
10
        lui     $4,%hi(tstartb + 0x7ff0)        # .text + 0x17fe0
11
        addiu   $4,$4,%lo(tstartb + 0x7ff0)
12
t32b:
13
        lui     $4,%hi(tstartb + 0x8010)        # .text + 0x18000
14
        addiu   $4,$4,%lo(tstartb + 0x8010)
15
 
16
        lui     $4,%hi(t32b - 0x8010)           # .text + 0x8000
17
        addiu   $4,$4,%lo(t32b - 0x8010)
18
        lui     $4,%hi(t32b - 0x8000)           # .text + 0x8010
19
        addiu   $4,$4,%lo(t32b - 0x8000)
20
        lui     $4,%hi(t32b)                    # .text + 0x10010
21
        addiu   $4,$4,%lo(t32b)
22
        lui     $4,%hi(t32b + 0x7ff0)           # .text + 0x18000
23
        addiu   $4,$4,%lo(t32b + 0x7ff0)
24
        lui     $4,%hi(t32b + 0x8010)           # .text + 0x18020
25
        addiu   $4,$4,%lo(t32b + 0x8010)
26
 
27
        lui     $4,%hi(_start - 0x8010)
28
        addiu   $4,$4,%lo(_start - 0x8010)
29
        lui     $4,%hi(_start - 0x8000)
30
        addiu   $4,$4,%lo(_start - 0x8000)
31
        lui     $4,%hi(_start)
32
        addiu   $4,$4,%lo(_start)
33
        lui     $4,%hi(_start + 0x7ff0)
34
        addiu   $4,$4,%lo(_start + 0x7ff0)
35
        lui     $4,%hi(_start + 0x8010)
36
        addiu   $4,$4,%lo(_start + 0x8010)
37
 
38
        addiu   $4,$4,%gp_rel(sdg - 4)
39
        addiu   $4,$4,%gp_rel(sdg)
40
        addiu   $4,$4,%gp_rel(sdg + 4)
41
 
42
        addiu   $4,$4,%gp_rel(sdlb - 4)
43
        addiu   $4,$4,%gp_rel(sdlb)
44
        addiu   $4,$4,%gp_rel(sdlb + 4)
45
 
46
        jal     tstartb - 4                     # .text + 0xffec
47
        nop
48
        jal     tstartb                         # .text + 0xfff0
49
        nop
50
        jal     tstartb + 4                     # .text + 0xfff4
51
        nop
52
 
53
        jal     t32b - 4                        # .text + 0x1000c
54
        nop
55
        jal     t32b                            # .text + 0x10010
56
        nop
57
        jal     t32b + 4                        # .text + 0x10014
58
        nop
59
 
60
        jal     _start - 4
61
        nop
62
        jal     _start
63
        nop
64
        jal     _start + 4
65
        nop
66
 
67
        .space  16
68
        .end    tstartb
69
 
70
        .section .sdata
71
        .space  16
72
sdlb:
73
        .space  16

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.