OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-powerpc/] [tlsopt4.d] - Blame information for rev 95

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 95 khays
#source: tlsopt4.s
2
#source: tlslib.s
3
#as: -a64
4
#ld: -melf64ppc
5
#objdump: -dr
6
#target: powerpc64*-*-*
7
 
8
.*: +file format elf64-powerpc
9
 
10
Disassembly of section \.text:
11
 
12
0+100000e8 <\.__tls_get_addr>:
13
    100000e8:   4e 80 00 20     blr
14
 
15
Disassembly of section \.opt1:
16
 
17
0+100000ec <\.opt1>:
18
    100000ec:   3c 6d 00 00     addis   r3,r13,0
19
    100000f0:   2c 24 00 00     cmpdi   r4,0
20
    100000f4:   41 82 00 10     beq-    .*
21
    100000f8:   60 00 00 00     nop
22
    100000fc:   38 63 90 10     addi    r3,r3,-28656
23
    10000100:   48 00 00 0c     b       .*
24
    10000104:   60 00 00 00     nop
25
    10000108:   38 63 90 10     addi    r3,r3,-28656
26
 
27
Disassembly of section \.opt2:
28
 
29
0+1000010c <\.opt2>:
30
    1000010c:   3c 6d 00 00     addis   r3,r13,0
31
    10000110:   2c 24 00 00     cmpdi   r4,0
32
    10000114:   41 82 00 08     beq-    .*
33
    10000118:   3c 6d 00 00     addis   r3,r13,0
34
    1000011c:   60 00 00 00     nop
35
    10000120:   38 63 90 10     addi    r3,r3,-28656
36
 
37
Disassembly of section \.opt3:
38
 
39
0+10000124 <\.opt3>:
40
    10000124:   3c 6d 00 00     addis   r3,r13,0
41
    10000128:   48 00 00 0c     b       .*
42
    1000012c:   3c 6d 00 00     addis   r3,r13,0
43
    10000130:   48 00 00 10     b       .*
44
    10000134:   60 00 00 00     nop
45
    10000138:   38 63 90 10     addi    r3,r3,-28656
46
    1000013c:   48 00 00 0c     b       .*
47
    10000140:   60 00 00 00     nop
48
    10000144:   38 63 90 08     addi    r3,r3,-28664

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.