OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-sh/] [fdpic-plti20-be.d] - Blame information for rev 106

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 106 khays
#source: fdpic-plt.s
2
#as: --isa=sh2a -big --fdpic
3
#ld: -EB -mshelf_fd -shared
4
#objdump: -dsR -j.plt -j.text -j.got
5
#target: sh*-*-uclinux*
6
 
7
.*:[ \t]+file format elf32-shbig-fdpic
8
 
9
Contents of section \.plt:
10
 [0-9a-f]+ 00f0fff0 01ce7004 412b0cce 00000000[ \t]+.*
11
 [0-9a-f]+ 60c2402b 53c10009 00f0fff8 01ce7004[ \t]+.*
12
 [0-9a-f]+ 412b0cce 0000000c 60c2402b 53c10009[ \t]+.*
13
Contents of section \.text:
14
 [0-9a-f]+ d000d101 ffffffcc ffffffe0[ \t]+.*
15
Contents of section \.got:
16
 [0-9a-f]+ 00000238 00000000 00000250 00000000[ \t]+.*
17
 [0-9a-f]+ 00000000 00000000 00000000[ \t]+.*
18
 
19
Disassembly of section \.plt:
20
 
21
[0-9a-f]+ :
22
 [0-9a-f]+:[ \t]+00 f0 ff f0[ \t]+movi20[ \t]+#-16,r0
23
 [0-9a-f]+:[ \t]+01 ce[ \t]+mov\.l[ \t]+@\(r0,r12\),r1
24
 [0-9a-f]+:[ \t]+70 04[ \t]+add[ \t]+#4,r0
25
 [0-9a-f]+:[ \t]+41 2b[ \t]+jmp[ \t]+@r1
26
 [0-9a-f]+:[ \t]+0c ce[ \t]+mov\.l[ \t]+@\(r0,r12\),r12
27
 [0-9a-f]+:[ \t]+00 00 00 00[ \t]+movi20[ \t]+#0,r0
28
 [0-9a-f]+:[ \t]+60 c2[ \t]+mov\.l[ \t]+@r12,r0
29
 [0-9a-f]+:[ \t]+40 2b[ \t]+jmp[ \t]+@r0
30
 [0-9a-f]+:[ \t]+53 c1[ \t]+mov\.l[ \t]+@\(4,r12\),r3
31
 [0-9a-f]+:[ \t]+00 09[ \t]+nop[ \t]+
32
 
33
[0-9a-f]+ :
34
 [0-9a-f]+:[ \t]+00 f0 ff f8[ \t]+movi20[ \t]+#-8,r0
35
 [0-9a-f]+:[ \t]+01 ce[ \t]+mov\.l[ \t]+@\(r0,r12\),r1
36
 [0-9a-f]+:[ \t]+70 04[ \t]+add[ \t]+#4,r0
37
 [0-9a-f]+:[ \t]+41 2b[ \t]+jmp[ \t]+@r1
38
 [0-9a-f]+:[ \t]+0c ce[ \t]+mov\.l[ \t]+@\(r0,r12\),r12
39
 [0-9a-f]+:[ \t]+00 00 00 0c[ \t]+movi20[ \t]+#12,r0
40
 [0-9a-f]+:[ \t]+60 c2[ \t]+mov\.l[ \t]+@r12,r0
41
 [0-9a-f]+:[ \t]+40 2b[ \t]+jmp[ \t]+@r0
42
 [0-9a-f]+:[ \t]+53 c1[ \t]+mov\.l[ \t]+@\(4,r12\),r3
43
 [0-9a-f]+:[ \t]+00 09[ \t]+nop[ \t]+
44
 
45
Disassembly of section \.text:
46
 
47
[0-9a-f]+ :
48
 [0-9a-f]+:[ \t]+d0 00[ \t]+mov\.l[ \t]+[0-9a-f]+ ,r0[ \t]+! ffffffcc
49
 [0-9a-f]+:[ \t]+d1 01[ \t]+mov\.l[ \t]+[0-9a-f]+ ,r1[ \t]+! ffffffe0
50
 [0-9a-f]+:[ \t]+ff ff[ \t]+\.word 0xffff
51
 [0-9a-f]+:[ \t]+ff cc[ \t]+fmov[ \t]+fr12,fr15
52
 [0-9a-f]+:[ \t]+ff ff[ \t]+\.word 0xffff
53
 [0-9a-f]+:[ \t]+ff e0[ \t]+fadd[ \t]+fr14,fr15
54
 
55
Disassembly of section \.got:
56
 
57
[0-9a-f]+ <\.got>:
58
[ \t]+[0-9a-f]+:[ \t]+00 00 02 38[ \t]+movi20[ \t]+#568,r0
59
[ \t]+[0-9a-f]+: R_SH_FUNCDESC_VALUE[ \t]+foo
60
[ \t]+[0-9a-f]+:[ \t]+00 00 00 00[ \t]+movi20[ \t]+#0,r0
61
[ \t]+[0-9a-f]+:[ \t]+00 00 02 50[ \t]+movi20[ \t]+#592,r0
62
[ \t]+[0-9a-f]+: R_SH_FUNCDESC_VALUE[ \t]+bar
63
[ \t]+\.\.\.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.