OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-sparc/] [gotop32.dd] - Blame information for rev 145

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 108 khays 
#source: gotop32.s
2 
#as: --32 -K PIC
3 
#ld: -shared -melf32_sparc
4 
#objdump: -drj.text
5 
#target: sparc*-*-*
6 
 
7 
.*: +file format elf32-sparc
8 
 
9 
Disassembly of section .text:
10 
00001000 :
11 
 +1000: 81 c3 e0 08     retl *
12 
 +1004: ae 03 c0 17     add  %o7, %l7, %l7
13 
 
14 
00001008 :
15 
 +1008: 9d e3 bf 98     save  %sp, -104, %sp
16 
 +100c: 2f 00 00 44     sethi  %hi\(0x11000\), %l7
17 
 +1010: 7f ff ff fc     call  1000 <_.*>
18 
 +1014: ae 05 e0 60     add  %l7, 0x60, %l7     ! 11060 <.*>
19 
 +1018: 01 00 00 00     nop *
20 
 +101c: 23 00 00 00     sethi  %hi\(0\), %l1
21 
 +1020: 01 00 00 00     nop *
22 
 +1024: a2 1c 60 04     xor  %l1, 4, %l1
23 
 +1028: 01 00 00 00     nop *
24 
 +102c: f0 05 c0 11     ld  \[ %l7 \+ %l1 \], %i0
25 
 +1030: 01 00 00 00     nop *
26 
 +1034: 23 00 00 03     sethi  %hi\(0xc00\), %l1
27 
 +1038: 01 00 00 00     nop
28 
 +103c: a2 1c 63 94     xor  %l1, 0x394, %l1
29 
 +1040: 01 00 00 00     nop
30 
 +1044: b0 05 c0 11     add  %l7, %l1, %i0
31 
 +1048: 01 00 00 00     nop
32 
 +104c: 81 c7 e0 08     ret
33 
 +1050: 81 e8 00 00     restore
34 
#pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.