OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-spu/] [pic.s] - Blame information for rev 112

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 110 khays
 .global _end
2
 .global _start
3
 .global glob
4
 .weak undef
5
 
6
 .section .text.a,"ax"
7
before:
8
 .long 0
9
 .long 0
10
 
11
 .section .text.b,"ax"
12
_start:
13
 ila 2,.+8
14
 brsl 126,.+4
15
 sf 126,2,126
16
 ila 4,before+4
17
 ila 5,after-4
18
 ila 6,_start
19
 ila 7,end
20
 .reloc .,SPU_ADD_PIC,before+4
21
 a 4,4,126
22
 .reloc .,SPU_ADD_PIC,after-4
23
 a 5,5,126
24
 .reloc .,SPU_ADD_PIC,_start
25
 a 6,6,126
26
 .reloc .,SPU_ADD_PIC,end
27
 a 7,7,126
28
 ila 14,before
29
 .reloc .,SPU_ADD_PIC,before
30
 a 14,14,126
31
 
32
 ila 3,undef
33
 .reloc .,SPU_ADD_PIC,undef
34
 a 3,3,126
35
 ilhu 7,ext@h
36
 iohl 7,ext@l
37
 .reloc .,SPU_ADD_PIC,ext
38
 a 4,7,126
39
 ila 9,loc
40
 .reloc .,SPU_ADD_PIC,loc
41
 a 5,9,126
42
 ila 8,glob
43
 .reloc .,SPU_ADD_PIC,glob
44
 a 6,8,126
45
 ila 9,_end
46
 .reloc .,SPU_ADD_PIC,_end
47
 a 9,9,126
48
 
49
 hbrr acall,abscall
50
 lqr 2,undef
51
 stqr 2,undef
52
 lqr 3,ext
53
 lqr 4,ext+16
54
acall:
55
 brsl 0,abscall
56
 br abscall
57
end:
58
 
59
 .section .text.c,"ax"
60
 .long 0
61
after:
62
 .long 0
63
 
64
 .data
65
loc:
66
 .long 1,0,0,0
67
glob:
68
 .long 2,0,0,0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.