OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-tic6x/] [sbr-reloc-local-rel.d] - Blame information for rev 117

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 117 khays
#name: C6X SB-relative relocations, local symbols, REL
2
#as: -mlittle-endian -mgenerate-rel
3
#ld: -melf32_tic6x_le -Tsbr.ld
4
#source: sbr-reloc-local-1-rel.s
5
#source: sbr-reloc-local-2-rel.s
6
#objdump: -dr
7
 
8
.*: *file format elf32-tic6x-le
9
 
10
 
11
Disassembly of section \.text:
12
 
13
10000000 <[^>]*>:
14
10000000:[ \t]+0080006e[ \t]+ldw \.D2T2 \*\+b14\(0\),b1
15
10000004:[ \t]+0080016e[ \t]+ldw \.D2T2 \*\+b14\(4\),b1
16
10000008:[ \t]+0080024e[ \t]+ldh \.D2T2 \*\+b14\(4\),b1
17
1000000c:[ \t]+0080034e[ \t]+ldh \.D2T2 \*\+b14\(6\),b1
18
10000010:[ \t]+0080062e[ \t]+ldb \.D2T2 \*\+b14\(6\),b1
19
10000014:[ \t]+0080072e[ \t]+ldb \.D2T2 \*\+b14\(7\),b1
20
10000018:[ \t]+008003a8[ \t]+mvk \.S1 7,a1
21
1000001c:[ \t]+00800328[ \t]+mvk \.S1 6,a1
22
10000020:[ \t]+00800128[ \t]+mvk \.S1 2,a1
23
10000024:[ \t]+00800028[ \t]+mvk \.S1 0,a1
24
[ \t]*\.\.\.
25
10000040:[ \t]+0080026e[ \t]+ldw \.D2T2 \*\+b14\(8\),b1
26
10000044:[ \t]+0080036e[ \t]+ldw \.D2T2 \*\+b14\(12\),b1
27
10000048:[ \t]+0080064e[ \t]+ldh \.D2T2 \*\+b14\(12\),b1
28
1000004c:[ \t]+0080074e[ \t]+ldh \.D2T2 \*\+b14\(14\),b1
29
10000050:[ \t]+00800e2e[ \t]+ldb \.D2T2 \*\+b14\(14\),b1
30
10000054:[ \t]+00800f2e[ \t]+ldb \.D2T2 \*\+b14\(15\),b1
31
10000058:[ \t]+008007a8[ \t]+mvk \.S1 15,a1
32
1000005c:[ \t]+00800728[ \t]+mvk \.S1 14,a1
33
10000060:[ \t]+00800328[ \t]+mvk \.S1 6,a1
34
10000064:[ \t]+00800128[ \t]+mvk \.S1 2,a1
35
[ \t]*\.\.\.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.