OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-tic6x/] [shlib-1.s] - Blame information for rev 117

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 117 khays
        .text
2
        .nocmp
3
        .align  2
4
        .hidden sub1
5
        .type   sub1, @function
6
sub1:
7
                ret .s2 B3
8
                nop     5
9
 
10
        .global sub0
11
        .type   sub0, @function
12
sub0:
13
                sub     .d2     B15, 16, B15
14
                stw     .d2t2   B3, *+B15(12)
15
                stw     .d2t2   B14, *+B15(16)
16
                ldw     .d2t2   *+B14($DSBT_index(__c6xabi_DSBT_BASE)), B14
17
                call    .s2     (sub)
18
                call    .s2     (sub0)
19
                call    .s2     (sub1)
20
.L2:
21
                ldw     .d2t2   *+B15(12), B3
22
                ldw     .d2t2   *+B15(16), B14
23
                addk    .s2     16, B15
24
                nop     3
25
                ret     .s2     B3
26
                nop     5
27
        .size   sub0, .-sub0
28
 
29
        .global a
30
        .section        .neardata,"aw",@progbits
31
        .align  2
32
        .type   a, @object
33
        .size   a, 4
34
a:
35
        .long   sub0
36
        .weak   g1
37
        .global g2
38
        .type   g2, @object
39
        .size   g2, 4
40
g2:
41
        .long   g1
42
 
43
        .hidden c
44
        .scomm  c,4,4

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.