OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-tic6x/] [shlib-1r.dd] - Blame information for rev 117

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 117 khays
 
2
tmpdir/libtestr\.so:     file format elf32-tic6x-le
3
 
4
 
5
Disassembly of section \.plt:
6
 
7
10000020 :
8
10000020:[ \t]*0100036e[ \t]*ldw \.D2T2 \*\+b14\(12\),b2
9
10000024:[ \t]*0080046e[ \t]*ldw \.D2T2 \*\+b14\(16\),b1
10
10000028:[ \t]*00004000[ \t]*nop 3
11
1000002c:[ \t]*00080362[ \t]*b \.S2 b2
12
10000030:[ \t]*00008000[ \t]*nop 5
13
10000034:[ \t]*00000000[ \t]*nop 1
14
 
15
10000038 :
16
10000038:[ \t]*0100056e[ \t]*ldw \.D2T2 \*\+b14\(20\),b2
17
1000003c:[ \t]*0000002a[ \t]*mvk \.S2 0,b0
18
10000040:[ \t]*0000006a[ \t]*mvkh \.S2 0,b0
19
10000044:[ \t]*00002000[ \t]*nop 2
20
10000048:[ \t]*00080362[ \t]*b \.S2 b2
21
1000004c:[ \t]*00008000[ \t]*nop 5
22
 
23
10000050 :
24
10000050:[ \t]*0100066e[ \t]*ldw \.D2T2 \*\+b14\(24\),b2
25
10000054:[ \t]*0000062a[ \t]*mvk \.S2 12,b0
26
10000058:[ \t]*0000006a[ \t]*mvkh \.S2 0,b0
27
1000005c:[ \t]*00002000[ \t]*nop 2
28
10000060:[ \t]*00080362[ \t]*b \.S2 b2
29
10000064:[ \t]*00008000[ \t]*nop 5
30
        \.\.\.
31
 
32
Disassembly of section \.text:
33
 
34
10000080 :
35
10000080:[ \t]*000c0362[ \t]*b \.S2 b3
36
10000084:[ \t]*00008000[ \t]*nop 5
37
 
38
10000088 :
39
10000088:[ \t]*07be09c2[ \t]*sub \.D2 b15,16,b15
40
1000008c:[ \t]*01bc62f6[ \t]*stw \.D2T2 b3,\*\+b15\(12\)
41
10000090:[ \t]*073c82f6[ \t]*stw \.D2T2 b14,\*\+b15\(16\)
42
10000094:[ \t]*0700026e[ \t]*ldw \.D2T2 \*\+b14\(8\),b14
43
10000098:[ \t]*0ffffa12[ \t]*b \.S2 10000050 
44
1000009c:[ \t]*0ffff712[ \t]*b \.S2 10000038 
45
100000a0:[ \t]*0ffffc12[ \t]*b \.S2 10000080 
46
100000a4:[ \t]*01bc62e6[ \t]*ldw \.D2T2 \*\+b15\(12\),b3
47
100000a8:[ \t]*073c82e6[ \t]*ldw \.D2T2 \*\+b15\(16\),b14
48
100000ac:[ \t]*07800852[ \t]*addk \.S2 16,b15
49
100000b0:[ \t]*00004000[ \t]*nop 3
50
100000b4:[ \t]*000c0362[ \t]*b \.S2 b3
51
100000b8:[ \t]*00008000[ \t]*nop 5
52
100000bc:[ \t]*00000000[ \t]*nop 1
53
 
54
100000c0 :
55
100000c0:[ \t]*07be09c2[ \t]*sub \.D2 b15,16,b15
56
100000c4:[ \t]*023c62f4[ \t]*stw \.D2T1 a4,\*\+b15\(12\)
57
100000c8:[ \t]*003c62e4[ \t]*ldw \.D2T1 \*\+b15\(12\),a0
58
100000cc:[ \t]*00006000[ \t]*nop 4
59
100000d0:[ \t]*00014940[ \t]*add \.D1 a0,10,a0
60
100000d4:[ \t]*020008f0[ \t]*or \.D1 0,a0,a4
61
100000d8:[ \t]*07be0942[ \t]*add \.D2 b15,16,b15
62
100000dc:[ \t]*000c0362[ \t]*b \.S2 b3
63
100000e0:[ \t]*0300096e[ \t]*ldw \.D2T2 \*\+b14\(36\),b6
64
100000e4:[ \t]*0380076e[ \t]*ldw \.D2T2 \*\+b14\(28\),b7
65
100000e8:[ \t]*0400086e[ \t]*ldw \.D2T2 \*\+b14\(32\),b8
66
100000ec:[ \t]*04800c6e[ \t]*ldw \.D2T2 \*\+b14\(48\),b9
67
        \.\.\.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.