OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-tic6x/] [shlib-app-1r.dd] - Blame information for rev 146

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 117 khays
 
2
tmpdir/shlib-dynapp-1r:     file format elf32-tic6x-le
3
 
4
 
5
Disassembly of section \.plt:
6
 
7
10000020 :
8
10000020:[ \t]*0100036e[ \t]*ldw \.D2T2 \*\+b14\(12\),b2
9
10000024:[ \t]*0080046e[ \t]*ldw \.D2T2 \*\+b14\(16\),b1
10
10000028:[ \t]*00004000[ \t]*nop 3
11
1000002c:[ \t]*00080362[ \t]*b \.S2 b2
12
10000030:[ \t]*00008000[ \t]*nop 5
13
10000034:[ \t]*00000000[ \t]*nop 1
14
 
15
10000038 :
16
10000038:[ \t]*0100056e[ \t]*ldw \.D2T2 \*\+b14\(20\),b2
17
1000003c:[ \t]*0000002a[ \t]*mvk \.S2 0,b0
18
10000040:[ \t]*0000006a[ \t]*mvkh \.S2 0,b0
19
10000044:[ \t]*00002000[ \t]*nop 2
20
10000048:[ \t]*00080362[ \t]*b \.S2 b2
21
1000004c:[ \t]*00008000[ \t]*nop 5
22
[ \t]*\.\.\.
23
 
24
Disassembly of section \.text:
25
 
26
10000060 :
27
10000060:[ \t]*0700006e[ \t]*ldw \.D2T2 \*\+b14\(0\),b14
28
10000064:[ \t]*1ffffb12[ \t]*callp \.S2 10000038 ,b3
29
10000068:[ \t]*0ffffb12[ \t]*b \.S2 10000038 
30
1000006c:[ \t]*10000012[ \t]*callp \.S2 10000060 ,b3
31
10000070:[ \t]*00000012[ \t]*b \.S2 10000060 
32
10000074:[ \t]*0200096e[ \t]*ldw \.D2T2 \*\+b14\(36\),b4
33
10000078:[ \t]*0280086e[ \t]*ldw \.D2T2 \*\+b14\(32\),b5
34
1000007c:[ \t]*0300076e[ \t]*ldw \.D2T2 \*\+b14\(28\),b6
35
10000080:[ \t]*0300066e[ \t]*ldw \.D2T2 \*\+b14\(24\),b6
36
[ \t]*\.\.\.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.