| 1 |
158 |
khays |
/* micromips-opc.c. microMIPS opcode table.
|
| 2 |
|
|
Copyright 2008 Free Software Foundation, Inc.
|
| 3 |
|
|
Contributed by Chao-ying Fu, MIPS Technologies, Inc.
|
| 4 |
|
|
|
| 5 |
|
|
This file is part of the GNU opcodes library.
|
| 6 |
|
|
|
| 7 |
|
|
This library is free software; you can redistribute it and/or modify
|
| 8 |
|
|
it under the terms of the GNU General Public License as published by
|
| 9 |
|
|
the Free Software Foundation; either version 3, or (at your option)
|
| 10 |
|
|
any later version.
|
| 11 |
|
|
|
| 12 |
|
|
It is distributed in the hope that it will be useful, but WITHOUT
|
| 13 |
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
| 14 |
|
|
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
|
| 15 |
|
|
License for more details.
|
| 16 |
|
|
|
| 17 |
|
|
You should have received a copy of the GNU General Public License
|
| 18 |
|
|
along with this file; see the file COPYING. If not, write to the
|
| 19 |
|
|
Free Software Foundation, 51 Franklin Street - Fifth Floor, Boston,
|
| 20 |
|
|
MA 02110-1301, USA. */
|
| 21 |
|
|
|
| 22 |
|
|
#include <stdio.h>
|
| 23 |
|
|
#include "sysdep.h"
|
| 24 |
|
|
#include "opcode/mips.h"
|
| 25 |
|
|
|
| 26 |
|
|
#define UBD INSN_UNCOND_BRANCH_DELAY
|
| 27 |
|
|
#define CBD INSN_COND_BRANCH_DELAY
|
| 28 |
|
|
#define NODS INSN_NO_DELAY_SLOT
|
| 29 |
|
|
#define TRAP INSN_NO_DELAY_SLOT
|
| 30 |
|
|
#define SM INSN_STORE_MEMORY
|
| 31 |
|
|
#define BD16 INSN2_BRANCH_DELAY_16BIT /* Used in pinfo2. */
|
| 32 |
|
|
#define BD32 INSN2_BRANCH_DELAY_32BIT /* Used in pinfo2. */
|
| 33 |
|
|
|
| 34 |
|
|
/* For 16-bit/32-bit microMIPS instructions. They are used in pinfo2. */
|
| 35 |
|
|
#define UBR INSN2_UNCOND_BRANCH
|
| 36 |
|
|
#define CBR INSN2_COND_BRANCH
|
| 37 |
|
|
#define WR_mb INSN2_WRITE_GPR_MB
|
| 38 |
|
|
#define RD_mc INSN2_READ_GPR_MC
|
| 39 |
|
|
#define RD_md INSN2_MOD_GPR_MD
|
| 40 |
|
|
#define WR_md INSN2_MOD_GPR_MD
|
| 41 |
|
|
#define RD_me INSN2_READ_GPR_ME
|
| 42 |
|
|
#define RD_mf INSN2_MOD_GPR_MF
|
| 43 |
|
|
#define WR_mf INSN2_MOD_GPR_MF
|
| 44 |
|
|
#define RD_mg INSN2_READ_GPR_MG
|
| 45 |
|
|
#define WR_mhi INSN2_WRITE_GPR_MHI
|
| 46 |
|
|
#define RD_mj INSN2_READ_GPR_MJ
|
| 47 |
|
|
#define WR_mj INSN2_WRITE_GPR_MJ
|
| 48 |
|
|
#define RD_ml RD_mc /* Reuse, since the bit position is the same. */
|
| 49 |
|
|
#define RD_mmn INSN2_READ_GPR_MMN
|
| 50 |
|
|
#define RD_mp INSN2_READ_GPR_MP
|
| 51 |
|
|
#define WR_mp INSN2_WRITE_GPR_MP
|
| 52 |
|
|
#define RD_mq INSN2_READ_GPR_MQ
|
| 53 |
|
|
#define RD_sp INSN2_MOD_SP
|
| 54 |
|
|
#define WR_sp INSN2_MOD_SP
|
| 55 |
|
|
#define RD_31 INSN2_READ_GPR_31
|
| 56 |
|
|
#define RD_gp INSN2_READ_GP
|
| 57 |
|
|
#define RD_pc INSN2_READ_PC
|
| 58 |
|
|
|
| 59 |
|
|
/* For 32-bit microMIPS instructions. */
|
| 60 |
|
|
#define WR_s INSN_WRITE_GPR_S
|
| 61 |
|
|
#define WR_d INSN_WRITE_GPR_D
|
| 62 |
|
|
#define WR_t INSN_WRITE_GPR_T
|
| 63 |
|
|
#define WR_31 INSN_WRITE_GPR_31
|
| 64 |
|
|
#define WR_D INSN_WRITE_FPR_D
|
| 65 |
|
|
#define WR_T INSN_WRITE_FPR_T
|
| 66 |
|
|
#define WR_S INSN_WRITE_FPR_S
|
| 67 |
|
|
#define WR_CC INSN_WRITE_COND_CODE
|
| 68 |
|
|
|
| 69 |
|
|
#define RD_s INSN_READ_GPR_S
|
| 70 |
|
|
#define RD_b INSN_READ_GPR_S
|
| 71 |
|
|
#define RD_t INSN_READ_GPR_T
|
| 72 |
|
|
#define RD_T INSN_READ_FPR_T
|
| 73 |
|
|
#define RD_S INSN_READ_FPR_S
|
| 74 |
|
|
#define RD_R INSN_READ_FPR_R
|
| 75 |
|
|
#define RD_D INSN2_READ_FPR_D /* Used in pinfo2. */
|
| 76 |
|
|
#define RD_CC INSN_READ_COND_CODE
|
| 77 |
|
|
#define RD_C0 INSN_COP
|
| 78 |
|
|
#define RD_C1 INSN_COP
|
| 79 |
|
|
#define RD_C2 INSN_COP
|
| 80 |
|
|
#define WR_C0 INSN_COP
|
| 81 |
|
|
#define WR_C1 INSN_COP
|
| 82 |
|
|
#define WR_C2 INSN_COP
|
| 83 |
|
|
#define CP INSN_COP
|
| 84 |
|
|
|
| 85 |
|
|
#define WR_HI INSN_WRITE_HI
|
| 86 |
|
|
#define RD_HI INSN_READ_HI
|
| 87 |
|
|
|
| 88 |
|
|
#define WR_LO INSN_WRITE_LO
|
| 89 |
|
|
#define RD_LO INSN_READ_LO
|
| 90 |
|
|
|
| 91 |
|
|
#define WR_HILO WR_HI|WR_LO
|
| 92 |
|
|
#define RD_HILO RD_HI|RD_LO
|
| 93 |
|
|
#define MOD_HILO WR_HILO|RD_HILO
|
| 94 |
|
|
|
| 95 |
|
|
/* Reuse INSN_ISA1 for 32-bit microMIPS ISA. All instructions in I1
|
| 96 |
|
|
are accepted as 32-bit microMIPS ISA.
|
| 97 |
|
|
Reuse INSN_ISA3 for 64-bit microMIPS ISA. All instructions in I3
|
| 98 |
|
|
are accepted as 64-bit microMIPS ISA. */
|
| 99 |
|
|
#define I1 INSN_ISA1
|
| 100 |
|
|
#define I3 INSN_ISA3
|
| 101 |
|
|
|
| 102 |
|
|
/* MIPS MCU (MicroController) ASE support. */
|
| 103 |
|
|
#define MC INSN_MCU
|
| 104 |
|
|
|
| 105 |
|
|
const struct mips_opcode micromips_opcodes[] =
|
| 106 |
|
|
{
|
| 107 |
|
|
/* These instructions appear first so that the disassembler will find
|
| 108 |
|
|
them first. The assemblers uses a hash table based on the
|
| 109 |
|
|
instruction name anyhow. */
|
| 110 |
|
|
/* name, args, match, mask, pinfo, pinfo2, membership */
|
| 111 |
|
|
{"pref", "k,~(b)", 0x60002000, 0xfc00f000, RD_b, 0, I1 },
|
| 112 |
|
|
{"pref", "k,o(b)", 0, (int) M_PREF_OB, INSN_MACRO, 0, I1 },
|
| 113 |
|
|
{"pref", "k,A(b)", 0, (int) M_PREF_AB, INSN_MACRO, 0, I1 },
|
| 114 |
|
|
{"prefx", "h,t(b)", 0x540001a0, 0xfc0007ff, RD_b|RD_t|FP_S, 0, I1 },
|
| 115 |
|
|
{"nop", "", 0x0c00, 0xffff, 0, INSN2_ALIAS, I1 },
|
| 116 |
|
|
{"nop", "", 0x00000000, 0xffffffff, 0, INSN2_ALIAS, I1 }, /* sll */
|
| 117 |
|
|
{"ssnop", "", 0x00000800, 0xffffffff, 0, INSN2_ALIAS, I1 }, /* sll */
|
| 118 |
|
|
{"ehb", "", 0x00001800, 0xffffffff, 0, INSN2_ALIAS, I1 }, /* sll */
|
| 119 |
|
|
{"pause", "", 0x00002800, 0xffffffff, 0, INSN2_ALIAS, I1 }, /* sll */
|
| 120 |
|
|
{"li", "md,mI", 0xec00, 0xfc00, 0, WR_md, I1 },
|
| 121 |
|
|
{"li", "t,j", 0x30000000, 0xfc1f0000, WR_t, INSN2_ALIAS, I1 }, /* addiu */
|
| 122 |
|
|
{"li", "t,i", 0x50000000, 0xfc1f0000, WR_t, INSN2_ALIAS, I1 }, /* ori */
|
| 123 |
|
|
#if 0
|
| 124 |
|
|
/* Disabled until we can handle 48-bit opcodes. */
|
| 125 |
|
|
{"li", "s,I", 0x7c0000010000, 0xfc00001f0000, WR_t, 0, I3 }, /* li48 */
|
| 126 |
|
|
#endif
|
| 127 |
|
|
{"li", "t,I", 0, (int) M_LI, INSN_MACRO, 0, I1 },
|
| 128 |
|
|
{"move", "d,s", 0, (int) M_MOVE, INSN_MACRO, 0, I1 },
|
| 129 |
|
|
{"move", "mp,mj", 0x0c00, 0xfc00, 0, WR_mp|RD_mj, I1 },
|
| 130 |
|
|
{"move", "d,s", 0x58000150, 0xffe007ff, WR_d|RD_s, INSN2_ALIAS, I3 }, /* daddu */
|
| 131 |
|
|
{"move", "d,s", 0x00000150, 0xffe007ff, WR_d|RD_s, INSN2_ALIAS, I1 }, /* addu */
|
| 132 |
|
|
{"move", "d,s", 0x00000290, 0xffe007ff, WR_d|RD_s, INSN2_ALIAS, I1 }, /* or */
|
| 133 |
|
|
{"b", "mD", 0xcc00, 0xfc00, UBD, 0, I1 },
|
| 134 |
|
|
{"b", "p", 0x94000000, 0xffff0000, UBD, INSN2_ALIAS, I1 }, /* beq 0, 0 */
|
| 135 |
|
|
{"b", "p", 0x40400000, 0xffff0000, UBD, INSN2_ALIAS, I1 }, /* bgez 0 */
|
| 136 |
|
|
{"bal", "p", 0x40600000, 0xffff0000, UBD|WR_31, INSN2_ALIAS|BD32, I1 }, /* bgezal 0 */
|
| 137 |
|
|
{"bals", "p", 0x42600000, 0xffff0000, UBD|WR_31, INSN2_ALIAS|BD16, I1 }, /* bgezals 0 */
|
| 138 |
|
|
{"bc", "p", 0x40e00000, 0xffff0000, NODS, INSN2_ALIAS|UBR, I1 }, /* beqzc 0 */
|
| 139 |
|
|
|
| 140 |
|
|
{"abs", "d,v", 0, (int) M_ABS, INSN_MACRO, 0, I1 },
|
| 141 |
|
|
{"abs.d", "T,V", 0x5400237b, 0xfc00ffff, WR_T|RD_S|FP_D, 0, I1 },
|
| 142 |
|
|
{"abs.s", "T,V", 0x5400037b, 0xfc00ffff, WR_T|RD_S|FP_S, 0, I1 },
|
| 143 |
|
|
{"abs.ps", "T,V", 0x5400437b, 0xfc00ffff, WR_T|RD_S|FP_D, 0, I1 },
|
| 144 |
|
|
{"aclr", "\\,~(b)", 0x2000b000, 0xff00f000, SM|RD_b|NODS, 0, MC },
|
| 145 |
|
|
{"aclr", "\\,o(b)", 0, (int) M_ACLR_OB, INSN_MACRO, 0, MC },
|
| 146 |
|
|
{"aclr", "\\,A(b)", 0, (int) M_ACLR_AB, INSN_MACRO, 0, MC },
|
| 147 |
|
|
{"add", "d,v,t", 0x00000110, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 },
|
| 148 |
|
|
{"add", "t,r,I", 0, (int) M_ADD_I, INSN_MACRO, 0, I1 },
|
| 149 |
|
|
{"add.d", "D,V,T", 0x54000130, 0xfc0007ff, WR_D|RD_S|RD_T|FP_D, 0, I1 },
|
| 150 |
|
|
{"add.s", "D,V,T", 0x54000030, 0xfc0007ff, WR_D|RD_S|RD_T|FP_S, 0, I1 },
|
| 151 |
|
|
{"add.ps", "D,V,T", 0x54000230, 0xfc0007ff, WR_D|RD_S|RD_T|FP_D, 0, I1 },
|
| 152 |
|
|
{"addi", "t,r,j", 0x10000000, 0xfc000000, WR_t|RD_s, 0, I1 },
|
| 153 |
|
|
{"addiu", "mp,mj,mZ", 0x0c00, 0xfc00, 0, WR_mp|RD_mj, I1 }, /* move */
|
| 154 |
|
|
{"addiu", "md,ms,mW", 0x6c01, 0xfc01, 0, WR_md|RD_sp, I1 }, /* addiur1sp */
|
| 155 |
|
|
{"addiu", "md,mc,mB", 0x6c00, 0xfc01, 0, WR_md|RD_mc, I1 }, /* addiur2 */
|
| 156 |
|
|
{"addiu", "ms,mt,mY", 0x4c01, 0xfc01, 0, WR_sp|RD_sp, I1 }, /* addiusp */
|
| 157 |
|
|
{"addiu", "mp,mt,mX", 0x4c00, 0xfc01, 0, WR_mp|RD_mp, I1 }, /* addius5 */
|
| 158 |
|
|
{"addiu", "mb,mr,mQ", 0x78000000, 0xfc000000, 0, WR_mb|RD_pc, I1 }, /* addiupc */
|
| 159 |
|
|
{"addiu", "t,r,j", 0x30000000, 0xfc000000, WR_t|RD_s, 0, I1 },
|
| 160 |
|
|
{"addiupc", "mb,mQ", 0x78000000, 0xfc000000, 0, WR_mb|RD_pc, I1 },
|
| 161 |
|
|
{"addiur1sp", "md,mW", 0x6c01, 0xfc01, 0, WR_md|RD_sp, I1 },
|
| 162 |
|
|
{"addiur2", "md,mc,mB", 0x6c00, 0xfc01, 0, WR_md|RD_mc, I1 },
|
| 163 |
|
|
{"addiusp", "mY", 0x4c01, 0xfc01, 0, WR_sp|RD_sp, I1 },
|
| 164 |
|
|
{"addius5", "mp,mX", 0x4c00, 0xfc01, 0, WR_mp|RD_mp, I1 },
|
| 165 |
|
|
{"addu", "mp,mj,mz", 0x0c00, 0xfc00, 0, WR_mp|RD_mj, I1 }, /* move */
|
| 166 |
|
|
{"addu", "mp,mz,mj", 0x0c00, 0xfc00, 0, WR_mp|RD_mj, I1 }, /* move */
|
| 167 |
|
|
{"addu", "md,me,ml", 0x0400, 0xfc01, 0, WR_md|RD_me|RD_ml, I1 },
|
| 168 |
|
|
{"addu", "d,v,t", 0x00000150, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 },
|
| 169 |
|
|
{"addu", "t,r,I", 0, (int) M_ADDU_I, INSN_MACRO, 0, I1 },
|
| 170 |
|
|
/* We have no flag to mark the read from "y", so we use TRAP to disable
|
| 171 |
|
|
delay slot scheduling of ALNV.PS altogether. */
|
| 172 |
|
|
{"alnv.ps", "D,V,T,y", 0x54000019, 0xfc00003f, TRAP|WR_D|RD_S|RD_T|FP_D, 0, I1 },
|
| 173 |
|
|
{"and", "mf,mt,mg", 0x4480, 0xffc0, 0, WR_mf|RD_mf|RD_mg, I1 },
|
| 174 |
|
|
{"and", "mf,mg,mx", 0x4480, 0xffc0, 0, WR_mf|RD_mf|RD_mg, I1 },
|
| 175 |
|
|
{"and", "d,v,t", 0x00000250, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 },
|
| 176 |
|
|
{"and", "t,r,I", 0, (int) M_AND_I, INSN_MACRO, 0, I1 },
|
| 177 |
|
|
{"andi", "md,mc,mC", 0x2c00, 0xfc00, 0, WR_md|RD_mc, I1 },
|
| 178 |
|
|
{"andi", "t,r,i", 0xd0000000, 0xfc000000, WR_t|RD_s, 0, I1 },
|
| 179 |
|
|
{"aset", "\\,~(b)", 0x20003000, 0xff00f000, SM|RD_b|NODS, 0, MC },
|
| 180 |
|
|
{"aset", "\\,o(b)", 0, (int) M_ASET_OB, INSN_MACRO, 0, MC },
|
| 181 |
|
|
{"aset", "\\,A(b)", 0, (int) M_ASET_AB, INSN_MACRO, 0, MC },
|
| 182 |
|
|
/* b is at the top of the table. */
|
| 183 |
|
|
/* bal is at the top of the table. */
|
| 184 |
|
|
{"bc1f", "p", 0x43800000, 0xffff0000, CBD|RD_CC|FP_S, 0, I1 },
|
| 185 |
|
|
{"bc1f", "N,p", 0x43800000, 0xffe30000, CBD|RD_CC|FP_S, 0, I1 },
|
| 186 |
|
|
{"bc1fl", "p", 0, (int) M_BC1FL, INSN_MACRO, INSN2_M_FP_S, I1 },
|
| 187 |
|
|
{"bc1fl", "N,p", 0, (int) M_BC1FL, INSN_MACRO, INSN2_M_FP_S, I1 },
|
| 188 |
|
|
{"bc2f", "p", 0x42800000, 0xffff0000, CBD|RD_CC, 0, I1 },
|
| 189 |
|
|
{"bc2f", "N,p", 0x42800000, 0xffe30000, CBD|RD_CC, 0, I1 },
|
| 190 |
|
|
{"bc2fl", "p", 0, (int) M_BC2FL, INSN_MACRO, 0, I1 },
|
| 191 |
|
|
{"bc2fl", "N,p", 0, (int) M_BC2FL, INSN_MACRO, 0, I1 },
|
| 192 |
|
|
{"bc1t", "p", 0x43a00000, 0xffff0000, CBD|RD_CC|FP_S, 0, I1 },
|
| 193 |
|
|
{"bc1t", "N,p", 0x43a00000, 0xffe30000, CBD|RD_CC|FP_S, 0, I1 },
|
| 194 |
|
|
{"bc1tl", "p", 0, (int) M_BC1TL, INSN_MACRO, INSN2_M_FP_S, I1 },
|
| 195 |
|
|
{"bc1tl", "N,p", 0, (int) M_BC1TL, INSN_MACRO, INSN2_M_FP_S, I1 },
|
| 196 |
|
|
{"bc2t", "p", 0x42a00000, 0xffff0000, CBD|RD_CC, 0, I1 },
|
| 197 |
|
|
{"bc2t", "N,p", 0x42a00000, 0xffe30000, CBD|RD_CC, 0, I1 },
|
| 198 |
|
|
{"bc2tl", "p", 0, (int) M_BC2TL, INSN_MACRO, 0, I1 },
|
| 199 |
|
|
{"bc2tl", "N,p", 0, (int) M_BC2TL, INSN_MACRO, 0, I1 },
|
| 200 |
|
|
{"beqz", "md,mE", 0x8c00, 0xfc00, CBD, RD_md, I1 },
|
| 201 |
|
|
{"beqz", "s,p", 0x94000000, 0xffe00000, CBD|RD_s, 0, I1 },
|
| 202 |
|
|
{"beqzc", "s,p", 0x40e00000, 0xffe00000, NODS|RD_s, CBR, I1 },
|
| 203 |
|
|
{"beqzl", "s,p", 0, (int) M_BEQL, INSN_MACRO, 0, I1 },
|
| 204 |
|
|
{"beq", "md,mz,mE", 0x8c00, 0xfc00, CBD, RD_md, I1 }, /* beqz */
|
| 205 |
|
|
{"beq", "mz,md,mE", 0x8c00, 0xfc00, CBD, RD_md, I1 }, /* beqz */
|
| 206 |
|
|
{"beq", "s,t,p", 0x94000000, 0xfc000000, CBD|RD_s|RD_t, 0, I1 },
|
| 207 |
|
|
{"beq", "s,I,p", 0, (int) M_BEQ_I, INSN_MACRO, 0, I1 },
|
| 208 |
|
|
{"beql", "s,t,p", 0, (int) M_BEQL, INSN_MACRO, 0, I1 },
|
| 209 |
|
|
{"beql", "s,I,p", 0, (int) M_BEQL_I, INSN_MACRO, 0, I1 },
|
| 210 |
|
|
{"bge", "s,t,p", 0, (int) M_BGE, INSN_MACRO, 0, I1 },
|
| 211 |
|
|
{"bge", "s,I,p", 0, (int) M_BGE_I, INSN_MACRO, 0, I1 },
|
| 212 |
|
|
{"bgel", "s,t,p", 0, (int) M_BGEL, INSN_MACRO, 0, I1 },
|
| 213 |
|
|
{"bgel", "s,I,p", 0, (int) M_BGEL_I, INSN_MACRO, 0, I1 },
|
| 214 |
|
|
{"bgeu", "s,t,p", 0, (int) M_BGEU, INSN_MACRO, 0, I1 },
|
| 215 |
|
|
{"bgeu", "s,I,p", 0, (int) M_BGEU_I, INSN_MACRO, 0, I1 },
|
| 216 |
|
|
{"bgeul", "s,t,p", 0, (int) M_BGEUL, INSN_MACRO, 0, I1 },
|
| 217 |
|
|
{"bgeul", "s,I,p", 0, (int) M_BGEUL_I, INSN_MACRO, 0, I1 },
|
| 218 |
|
|
{"bgez", "s,p", 0x40400000, 0xffe00000, CBD|RD_s, 0, I1 },
|
| 219 |
|
|
{"bgezl", "s,p", 0, (int) M_BGEZL, INSN_MACRO, 0, I1 },
|
| 220 |
|
|
{"bgezal", "s,p", 0x40600000, 0xffe00000, CBD|RD_s|WR_31, BD32, I1 },
|
| 221 |
|
|
{"bgezals", "s,p", 0x42600000, 0xffe00000, CBD|RD_s|WR_31, BD16, I1 },
|
| 222 |
|
|
{"bgezall", "s,p", 0, (int) M_BGEZALL, INSN_MACRO, 0, I1 },
|
| 223 |
|
|
{"bgt", "s,t,p", 0, (int) M_BGT, INSN_MACRO, 0, I1 },
|
| 224 |
|
|
{"bgt", "s,I,p", 0, (int) M_BGT_I, INSN_MACRO, 0, I1 },
|
| 225 |
|
|
{"bgtl", "s,t,p", 0, (int) M_BGTL, INSN_MACRO, 0, I1 },
|
| 226 |
|
|
{"bgtl", "s,I,p", 0, (int) M_BGTL_I, INSN_MACRO, 0, I1 },
|
| 227 |
|
|
{"bgtu", "s,t,p", 0, (int) M_BGTU, INSN_MACRO, 0, I1 },
|
| 228 |
|
|
{"bgtu", "s,I,p", 0, (int) M_BGTU_I, INSN_MACRO, 0, I1 },
|
| 229 |
|
|
{"bgtul", "s,t,p", 0, (int) M_BGTUL, INSN_MACRO, 0, I1 },
|
| 230 |
|
|
{"bgtul", "s,I,p", 0, (int) M_BGTUL_I, INSN_MACRO, 0, I1 },
|
| 231 |
|
|
{"bgtz", "s,p", 0x40c00000, 0xffe00000, CBD|RD_s, 0, I1 },
|
| 232 |
|
|
{"bgtzl", "s,p", 0, (int) M_BGTZL, INSN_MACRO, 0, I1 },
|
| 233 |
|
|
{"ble", "s,t,p", 0, (int) M_BLE, INSN_MACRO, 0, I1 },
|
| 234 |
|
|
{"ble", "s,I,p", 0, (int) M_BLE_I, INSN_MACRO, 0, I1 },
|
| 235 |
|
|
{"blel", "s,t,p", 0, (int) M_BLEL, INSN_MACRO, 0, I1 },
|
| 236 |
|
|
{"blel", "s,I,p", 0, (int) M_BLEL_I, INSN_MACRO, 0, I1 },
|
| 237 |
|
|
{"bleu", "s,t,p", 0, (int) M_BLEU, INSN_MACRO, 0, I1 },
|
| 238 |
|
|
{"bleu", "s,I,p", 0, (int) M_BLEU_I, INSN_MACRO, 0, I1 },
|
| 239 |
|
|
{"bleul", "s,t,p", 0, (int) M_BLEUL, INSN_MACRO, 0, I1 },
|
| 240 |
|
|
{"bleul", "s,I,p", 0, (int) M_BLEUL_I, INSN_MACRO, 0, I1 },
|
| 241 |
|
|
{"blez", "s,p", 0x40800000, 0xffe00000, CBD|RD_s, 0, I1 },
|
| 242 |
|
|
{"blezl", "s,p", 0, (int) M_BLEZL, INSN_MACRO, 0, I1 },
|
| 243 |
|
|
{"blt", "s,t,p", 0, (int) M_BLT, INSN_MACRO, 0, I1 },
|
| 244 |
|
|
{"blt", "s,I,p", 0, (int) M_BLT_I, INSN_MACRO, 0, I1 },
|
| 245 |
|
|
{"bltl", "s,t,p", 0, (int) M_BLTL, INSN_MACRO, 0, I1 },
|
| 246 |
|
|
{"bltl", "s,I,p", 0, (int) M_BLTL_I, INSN_MACRO, 0, I1 },
|
| 247 |
|
|
{"bltu", "s,t,p", 0, (int) M_BLTU, INSN_MACRO, 0, I1 },
|
| 248 |
|
|
{"bltu", "s,I,p", 0, (int) M_BLTU_I, INSN_MACRO, 0, I1 },
|
| 249 |
|
|
{"bltul", "s,t,p", 0, (int) M_BLTUL, INSN_MACRO, 0, I1 },
|
| 250 |
|
|
{"bltul", "s,I,p", 0, (int) M_BLTUL_I, INSN_MACRO, 0, I1 },
|
| 251 |
|
|
{"bltz", "s,p", 0x40000000, 0xffe00000, CBD|RD_s, 0, I1 },
|
| 252 |
|
|
{"bltzl", "s,p", 0, (int) M_BLTZL, INSN_MACRO, 0, I1 },
|
| 253 |
|
|
{"bltzal", "s,p", 0x40200000, 0xffe00000, CBD|RD_s|WR_31, BD32, I1 },
|
| 254 |
|
|
{"bltzals", "s,p", 0x42200000, 0xffe00000, CBD|RD_s|WR_31, BD16, I1 },
|
| 255 |
|
|
{"bltzall", "s,p", 0, (int) M_BLTZALL, INSN_MACRO, 0, I1 },
|
| 256 |
|
|
{"bnez", "md,mE", 0xac00, 0xfc00, CBD, RD_md, I1 },
|
| 257 |
|
|
{"bnez", "s,p", 0xb4000000, 0xffe00000, CBD|RD_s, 0, I1 },
|
| 258 |
|
|
{"bnezc", "s,p", 0x40a00000, 0xffe00000, NODS|RD_s, CBR, I1 },
|
| 259 |
|
|
{"bnezl", "s,p", 0, (int) M_BNEL, INSN_MACRO, 0, I1 },
|
| 260 |
|
|
{"bne", "md,mz,mE", 0xac00, 0xfc00, CBD, RD_md, I1 }, /* bnez */
|
| 261 |
|
|
{"bne", "mz,md,mE", 0xac00, 0xfc00, CBD, RD_md, I1 }, /* bnez */
|
| 262 |
|
|
{"bne", "s,t,p", 0xb4000000, 0xfc000000, CBD|RD_s|RD_t, 0, I1 },
|
| 263 |
|
|
{"bne", "s,I,p", 0, (int) M_BNE_I, INSN_MACRO, 0, I1 },
|
| 264 |
|
|
{"bnel", "s,t,p", 0, (int) M_BNEL, INSN_MACRO, 0, I1 },
|
| 265 |
|
|
{"bnel", "s,I,p", 0, (int) M_BNEL_I, INSN_MACRO, 0, I1 },
|
| 266 |
|
|
{"break", "", 0x4680, 0xffff, TRAP, 0, I1 },
|
| 267 |
|
|
{"break", "", 0x00000007, 0xffffffff, TRAP, 0, I1 },
|
| 268 |
|
|
{"break", "mF", 0x4680, 0xfff0, TRAP, 0, I1 },
|
| 269 |
|
|
{"break", "c", 0x00000007, 0xfc00ffff, TRAP, 0, I1 },
|
| 270 |
|
|
{"break", "c,q", 0x00000007, 0xfc00003f, TRAP, 0, I1 },
|
| 271 |
|
|
{"c.f.d", "S,T", 0x5400043c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 272 |
|
|
{"c.f.d", "M,S,T", 0x5400043c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 273 |
|
|
{"c.f.s", "S,T", 0x5400003c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 274 |
|
|
{"c.f.s", "M,S,T", 0x5400003c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 275 |
|
|
{"c.f.ps", "S,T", 0x5400083c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 276 |
|
|
{"c.f.ps", "M,S,T", 0x5400083c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 277 |
|
|
{"c.un.d", "S,T", 0x5400047c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 278 |
|
|
{"c.un.d", "M,S,T", 0x5400047c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 279 |
|
|
{"c.un.s", "S,T", 0x5400007c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 280 |
|
|
{"c.un.s", "M,S,T", 0x5400007c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 281 |
|
|
{"c.un.ps", "S,T", 0x5400087c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 282 |
|
|
{"c.un.ps", "M,S,T", 0x5400087c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 283 |
|
|
{"c.eq.d", "S,T", 0x540004bc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 284 |
|
|
{"c.eq.d", "M,S,T", 0x540004bc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 285 |
|
|
{"c.eq.s", "S,T", 0x540000bc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 286 |
|
|
{"c.eq.s", "M,S,T", 0x540000bc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 287 |
|
|
{"c.eq.ps", "S,T", 0x540008bc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 288 |
|
|
{"c.eq.ps", "M,S,T", 0x540008bc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 289 |
|
|
{"c.ueq.d", "S,T", 0x540004fc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 290 |
|
|
{"c.ueq.d", "M,S,T", 0x540004fc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 291 |
|
|
{"c.ueq.s", "S,T", 0x540000fc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 292 |
|
|
{"c.ueq.s", "M,S,T", 0x540000fc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 293 |
|
|
{"c.ueq.ps", "S,T", 0x540008fc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 294 |
|
|
{"c.ueq.ps", "M,S,T", 0x540008fc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 295 |
|
|
{"c.olt.d", "S,T", 0x5400053c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 296 |
|
|
{"c.olt.d", "M,S,T", 0x5400053c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 297 |
|
|
{"c.olt.s", "S,T", 0x5400013c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 298 |
|
|
{"c.olt.s", "M,S,T", 0x5400013c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 299 |
|
|
{"c.olt.ps", "S,T", 0x5400093c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 300 |
|
|
{"c.olt.ps", "M,S,T", 0x5400093c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 301 |
|
|
{"c.ult.d", "S,T", 0x5400057c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 302 |
|
|
{"c.ult.d", "M,S,T", 0x5400057c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 303 |
|
|
{"c.ult.s", "S,T", 0x5400017c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 304 |
|
|
{"c.ult.s", "M,S,T", 0x5400017c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 305 |
|
|
{"c.ult.ps", "S,T", 0x5400097c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 306 |
|
|
{"c.ult.ps", "M,S,T", 0x5400097c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 307 |
|
|
{"c.ole.d", "S,T", 0x540005bc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 308 |
|
|
{"c.ole.d", "M,S,T", 0x540005bc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 309 |
|
|
{"c.ole.s", "S,T", 0x540001bc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 310 |
|
|
{"c.ole.s", "M,S,T", 0x540001bc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 311 |
|
|
{"c.ole.ps", "S,T", 0x540009bc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 312 |
|
|
{"c.ole.ps", "M,S,T", 0x540009bc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 313 |
|
|
{"c.ule.d", "S,T", 0x540005fc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 314 |
|
|
{"c.ule.d", "M,S,T", 0x540005fc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 315 |
|
|
{"c.ule.s", "S,T", 0x540001fc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 316 |
|
|
{"c.ule.s", "M,S,T", 0x540001fc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 317 |
|
|
{"c.ule.ps", "S,T", 0x540009fc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 318 |
|
|
{"c.ule.ps", "M,S,T", 0x540009fc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 319 |
|
|
{"c.sf.d", "S,T", 0x5400063c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 320 |
|
|
{"c.sf.d", "M,S,T", 0x5400063c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 321 |
|
|
{"c.sf.s", "S,T", 0x5400023c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 322 |
|
|
{"c.sf.s", "M,S,T", 0x5400023c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 323 |
|
|
{"c.sf.ps", "S,T", 0x54000a3c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 324 |
|
|
{"c.sf.ps", "M,S,T", 0x54000a3c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 325 |
|
|
{"c.ngle.d", "S,T", 0x5400067c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 326 |
|
|
{"c.ngle.d", "M,S,T", 0x5400067c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 327 |
|
|
{"c.ngle.s", "S,T", 0x5400027c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 328 |
|
|
{"c.ngle.s", "M,S,T", 0x5400027c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 329 |
|
|
{"c.ngle.ps", "S,T", 0x54000a7c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 330 |
|
|
{"c.ngle.ps", "M,S,T", 0x54000a7c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 331 |
|
|
{"c.seq.d", "S,T", 0x540006bc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 332 |
|
|
{"c.seq.d", "M,S,T", 0x540006bc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 333 |
|
|
{"c.seq.s", "S,T", 0x540002bc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 334 |
|
|
{"c.seq.s", "M,S,T", 0x540002bc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 335 |
|
|
{"c.seq.ps", "S,T", 0x54000abc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 336 |
|
|
{"c.seq.ps", "M,S,T", 0x54000abc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 337 |
|
|
{"c.ngl.d", "S,T", 0x540006fc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 338 |
|
|
{"c.ngl.d", "M,S,T", 0x540006fc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 339 |
|
|
{"c.ngl.s", "S,T", 0x540002fc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 340 |
|
|
{"c.ngl.s", "M,S,T", 0x540002fc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 341 |
|
|
{"c.ngl.ps", "S,T", 0x54000afc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 342 |
|
|
{"c.ngl.ps", "M,S,T", 0x54000afc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 343 |
|
|
{"c.lt.d", "S,T", 0x5400073c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 344 |
|
|
{"c.lt.d", "M,S,T", 0x5400073c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 345 |
|
|
{"c.lt.s", "S,T", 0x5400033c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 346 |
|
|
{"c.lt.s", "M,S,T", 0x5400033c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 347 |
|
|
{"c.lt.ps", "S,T", 0x54000b3c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 348 |
|
|
{"c.lt.ps", "M,S,T", 0x54000b3c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 349 |
|
|
{"c.nge.d", "S,T", 0x5400077c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 350 |
|
|
{"c.nge.d", "M,S,T", 0x5400077c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 351 |
|
|
{"c.nge.s", "S,T", 0x5400037c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 352 |
|
|
{"c.nge.s", "M,S,T", 0x5400037c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 353 |
|
|
{"c.nge.ps", "S,T", 0x54000b7c, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 354 |
|
|
{"c.nge.ps", "M,S,T", 0x54000b7c, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 355 |
|
|
{"c.le.d", "S,T", 0x540007bc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 356 |
|
|
{"c.le.d", "M,S,T", 0x540007bc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 357 |
|
|
{"c.le.s", "S,T", 0x540003bc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 358 |
|
|
{"c.le.s", "M,S,T", 0x540003bc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 359 |
|
|
{"c.le.ps", "S,T", 0x54000bbc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 360 |
|
|
{"c.le.ps", "M,S,T", 0x54000bbc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 361 |
|
|
{"c.ngt.d", "S,T", 0x540007fc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 362 |
|
|
{"c.ngt.d", "M,S,T", 0x540007fc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 363 |
|
|
{"c.ngt.s", "S,T", 0x540003fc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 364 |
|
|
{"c.ngt.s", "M,S,T", 0x540003fc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_S, 0, I1 },
|
| 365 |
|
|
{"c.ngt.ps", "S,T", 0x54000bfc, 0xfc00ffff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 366 |
|
|
{"c.ngt.ps", "M,S,T", 0x54000bfc, 0xfc001fff, RD_S|RD_T|WR_CC|FP_D, 0, I1 },
|
| 367 |
|
|
{"cache", "k,~(b)", 0x20006000, 0xfc00f000, RD_b, 0, I1 },
|
| 368 |
|
|
{"cache", "k,o(b)", 0, (int) M_CACHE_OB, INSN_MACRO, 0, I1 },
|
| 369 |
|
|
{"cache", "k,A(b)", 0, (int) M_CACHE_AB, INSN_MACRO, 0, I1 },
|
| 370 |
|
|
{"ceil.l.d", "T,S", 0x5400533b, 0xfc00ffff, WR_T|RD_S|FP_D, 0, I1 },
|
| 371 |
|
|
{"ceil.l.s", "T,S", 0x5400133b, 0xfc00ffff, WR_T|RD_S|FP_S|FP_D, 0, I1 },
|
| 372 |
|
|
{"ceil.w.d", "T,S", 0x54005b3b, 0xfc00ffff, WR_T|RD_S|FP_S|FP_D, 0, I1 },
|
| 373 |
|
|
{"ceil.w.s", "T,S", 0x54001b3b, 0xfc00ffff, WR_T|RD_S|FP_S, 0, I1 },
|
| 374 |
|
|
{"cfc1", "t,G", 0x5400103b, 0xfc00ffff, WR_t|RD_C1|FP_S, 0, I1 },
|
| 375 |
|
|
{"cfc1", "t,S", 0x5400103b, 0xfc00ffff, WR_t|RD_C1|FP_S, 0, I1 },
|
| 376 |
|
|
{"cfc2", "t,G", 0x0000cd3c, 0xfc00ffff, WR_t|RD_C2, 0, I1 },
|
| 377 |
|
|
{"clo", "t,s", 0x00004b3c, 0xfc00ffff, WR_t|RD_s, 0, I1 },
|
| 378 |
|
|
{"clz", "t,s", 0x00005b3c, 0xfc00ffff, WR_t|RD_s, 0, I1 },
|
| 379 |
|
|
{"cop2", "C", 0x00000002, 0xfc000007, CP, 0, I1 },
|
| 380 |
|
|
{"ctc1", "t,G", 0x5400183b, 0xfc00ffff, RD_t|WR_CC|FP_S, 0, I1 },
|
| 381 |
|
|
{"ctc1", "t,S", 0x5400183b, 0xfc00ffff, RD_t|WR_CC|FP_S, 0, I1 },
|
| 382 |
|
|
{"ctc2", "t,G", 0x0000dd3c, 0xfc00ffff, RD_t|WR_C2|WR_CC, 0, I1 },
|
| 383 |
|
|
{"cvt.d.l", "T,S", 0x5400537b, 0xfc00ffff, WR_T|RD_S|FP_D, 0, I1 },
|
| 384 |
|
|
{"cvt.d.s", "T,S", 0x5400137b, 0xfc00ffff, WR_T|RD_S|FP_S|FP_D, 0, I1 },
|
| 385 |
|
|
{"cvt.d.w", "T,S", 0x5400337b, 0xfc00ffff, WR_T|RD_S|FP_S|FP_D, 0, I1 },
|
| 386 |
|
|
{"cvt.l.d", "T,S", 0x5400413b, 0xfc00ffff, WR_T|RD_S|FP_D, 0, I1 },
|
| 387 |
|
|
{"cvt.l.s", "T,S", 0x5400013b, 0xfc00ffff, WR_T|RD_S|FP_S|FP_D, 0, I1 },
|
| 388 |
|
|
{"cvt.s.l", "T,S", 0x54005b7b, 0xfc00ffff, WR_T|RD_S|FP_S|FP_D, 0, I1 },
|
| 389 |
|
|
{"cvt.s.d", "T,S", 0x54001b7b, 0xfc00ffff, WR_T|RD_S|FP_S|FP_D, 0, I1 },
|
| 390 |
|
|
{"cvt.s.w", "T,S", 0x54003b7b, 0xfc00ffff, WR_T|RD_S|FP_S, 0, I1 },
|
| 391 |
|
|
{"cvt.s.pl", "T,S", 0x5400213b, 0xfc00ffff, WR_T|RD_S|FP_S|FP_D, 0, I1 },
|
| 392 |
|
|
{"cvt.s.pu", "T,S", 0x5400293b, 0xfc00ffff, WR_T|RD_S|FP_S|FP_D, 0, I1 },
|
| 393 |
|
|
{"cvt.w.d", "T,S", 0x5400493b, 0xfc00ffff, WR_T|RD_S|FP_S|FP_D, 0, I1 },
|
| 394 |
|
|
{"cvt.w.s", "T,S", 0x5400093b, 0xfc00ffff, WR_T|RD_S|FP_S, 0, I1 },
|
| 395 |
|
|
{"cvt.ps.s", "D,V,T", 0x54000180, 0xfc0007ff, WR_D|RD_S|RD_T|FP_S|FP_D, 0, I1 },
|
| 396 |
|
|
{"dabs", "d,v", 0, (int) M_DABS, INSN_MACRO, 0, I3 },
|
| 397 |
|
|
{"dadd", "d,v,t", 0x58000110, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I3 },
|
| 398 |
|
|
{"dadd", "t,r,I", 0, (int) M_DADD_I, INSN_MACRO, 0, I3 },
|
| 399 |
|
|
{"daddi", "t,r,.", 0x5800001c, 0xfc00003f, WR_t|RD_s, 0, I3 },
|
| 400 |
|
|
{"daddi", "t,r,I", 0, (int) M_DADD_I, INSN_MACRO, 0, I3 },
|
| 401 |
|
|
{"daddiu", "t,r,j", 0x5c000000, 0xfc000000, WR_t|RD_s, 0, I3 },
|
| 402 |
|
|
{"daddu", "d,v,t", 0x58000150, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I3 },
|
| 403 |
|
|
{"daddu", "t,r,I", 0, (int) M_DADDU_I, INSN_MACRO, 0, I3 },
|
| 404 |
|
|
{"dclo", "t,s", 0x58004b3c, 0xfc00ffff, WR_t|RD_s, 0, I3 },
|
| 405 |
|
|
{"dclz", "t,s", 0x58005b3c, 0xfc00ffff, WR_t|RD_s, 0, I3 },
|
| 406 |
|
|
{"deret", "", 0x0000e37c, 0xffffffff, NODS, 0, I1 },
|
| 407 |
|
|
{"dext", "t,r,I,+I", 0, (int) M_DEXT, INSN_MACRO, 0, I3 },
|
| 408 |
|
|
{"dext", "t,r,+A,+C",0x5800002c, 0xfc00003f, WR_t|RD_s, 0, I3 },
|
| 409 |
|
|
{"dextm", "t,r,+A,+G",0x58000024, 0xfc00003f, WR_t|RD_s, 0, I3 },
|
| 410 |
|
|
{"dextu", "t,r,+E,+H",0x58000014, 0xfc00003f, WR_t|RD_s, 0, I3 },
|
| 411 |
|
|
/* For ddiv, see the comments about div. */
|
| 412 |
|
|
{"ddiv", "z,s,t", 0x5800ab3c, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I3 },
|
| 413 |
|
|
{"ddiv", "z,t", 0x5800ab3c, 0xfc1fffff, RD_s|RD_t|WR_HILO, 0, I3 },
|
| 414 |
|
|
{"ddiv", "d,v,t", 0, (int) M_DDIV_3, INSN_MACRO, 0, I3 },
|
| 415 |
|
|
{"ddiv", "d,v,I", 0, (int) M_DDIV_3I, INSN_MACRO, 0, I3 },
|
| 416 |
|
|
/* For ddivu, see the comments about div. */
|
| 417 |
|
|
{"ddivu", "z,s,t", 0x5800bb3c, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I3 },
|
| 418 |
|
|
{"ddivu", "z,t", 0x5800bb3c, 0xfc1fffff, RD_s|RD_t|WR_HILO, 0, I3 },
|
| 419 |
|
|
{"ddivu", "d,v,t", 0, (int) M_DDIVU_3, INSN_MACRO, 0, I3 },
|
| 420 |
|
|
{"ddivu", "d,v,I", 0, (int) M_DDIVU_3I, INSN_MACRO, 0, I3 },
|
| 421 |
|
|
{"di", "", 0x0000477c, 0xffffffff, WR_s|RD_C0, 0, I1 },
|
| 422 |
|
|
{"di", "s", 0x0000477c, 0xffe0ffff, WR_s|RD_C0, 0, I1 },
|
| 423 |
|
|
{"dins", "t,r,I,+I", 0, (int) M_DINS, INSN_MACRO, 0, I3 },
|
| 424 |
|
|
{"dins", "t,r,+A,+B",0x5800000c, 0xfc00003f, WR_t|RD_s, 0, I3 },
|
| 425 |
|
|
{"dinsm", "t,r,+A,+F",0x58000004, 0xfc00003f, WR_t|RD_s, 0, I3 },
|
| 426 |
|
|
{"dinsu", "t,r,+E,+F",0x58000034, 0xfc00003f, WR_t|RD_s, 0, I3 },
|
| 427 |
|
|
/* The MIPS assembler treats the div opcode with two operands as
|
| 428 |
|
|
though the first operand appeared twice (the first operand is both
|
| 429 |
|
|
a source and a destination). To get the div machine instruction,
|
| 430 |
|
|
you must use an explicit destination of $0. */
|
| 431 |
|
|
{"div", "z,s,t", 0x0000ab3c, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I1 },
|
| 432 |
|
|
{"div", "z,t", 0x0000ab3c, 0xfc1fffff, RD_s|RD_t|WR_HILO, 0, I1 },
|
| 433 |
|
|
{"div", "d,v,t", 0, (int) M_DIV_3, INSN_MACRO, 0, I1 },
|
| 434 |
|
|
{"div", "d,v,I", 0, (int) M_DIV_3I, INSN_MACRO, 0, I1 },
|
| 435 |
|
|
{"div.d", "D,V,T", 0x540001f0, 0xfc0007ff, WR_D|RD_S|RD_T|FP_D, 0, I1 },
|
| 436 |
|
|
{"div.s", "D,V,T", 0x540000f0, 0xfc0007ff, WR_D|RD_S|RD_T|FP_S, 0, I1 },
|
| 437 |
|
|
/* For divu, see the comments about div. */
|
| 438 |
|
|
{"divu", "z,s,t", 0x0000bb3c, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I1 },
|
| 439 |
|
|
{"divu", "z,t", 0x0000bb3c, 0xfc1fffff, RD_s|RD_t|WR_HILO, 0, I1 },
|
| 440 |
|
|
{"divu", "d,v,t", 0, (int) M_DIVU_3, INSN_MACRO, 0, I1 },
|
| 441 |
|
|
{"divu", "d,v,I", 0, (int) M_DIVU_3I, INSN_MACRO, 0, I1 },
|
| 442 |
|
|
{"dla", "t,A(b)", 0, (int) M_DLA_AB, INSN_MACRO, 0, I3 },
|
| 443 |
|
|
{"dlca", "t,A(b)", 0, (int) M_DLCA_AB, INSN_MACRO, 0, I3 },
|
| 444 |
|
|
{"dli", "t,j", 0x30000000, 0xfc1f0000, WR_t, 0, I3 }, /* addiu */
|
| 445 |
|
|
{"dli", "t,i", 0x50000000, 0xfc1f0000, WR_t, 0, I3 }, /* ori */
|
| 446 |
|
|
{"dli", "t,I", 0, (int) M_DLI, INSN_MACRO, 0, I3 },
|
| 447 |
|
|
{"dmfc0", "t,G", 0x580000fc, 0xfc00ffff, WR_t|RD_C0, 0, I3 },
|
| 448 |
|
|
{"dmfc0", "t,+D", 0x580000fc, 0xfc00c7ff, WR_t|RD_C0, 0, I3 },
|
| 449 |
|
|
{"dmfc0", "t,G,H", 0x580000fc, 0xfc00c7ff, WR_t|RD_C0, 0, I3 },
|
| 450 |
|
|
{"dmtc0", "t,G", 0x580002fc, 0xfc00ffff, RD_t|WR_C0|WR_CC, 0, I3 },
|
| 451 |
|
|
{"dmtc0", "t,+D", 0x580002fc, 0xfc00c7ff, RD_t|WR_C0|WR_CC, 0, I3 },
|
| 452 |
|
|
{"dmtc0", "t,G,H", 0x580002fc, 0xfc00c7ff, RD_t|WR_C0|WR_CC, 0, I3 },
|
| 453 |
|
|
{"dmfc1", "t,S", 0x5400243b, 0xfc00ffff, WR_t|RD_S|FP_S, 0, I3 },
|
| 454 |
|
|
{"dmfc1", "t,G", 0x5400243b, 0xfc00ffff, WR_t|RD_S|FP_S, 0, I3 },
|
| 455 |
|
|
{"dmtc1", "t,G", 0x54002c3b, 0xfc00ffff, RD_t|WR_S|FP_S, 0, I3 },
|
| 456 |
|
|
{"dmtc1", "t,S", 0x54002c3b, 0xfc00ffff, RD_t|WR_S|FP_S, 0, I3 },
|
| 457 |
|
|
{"dmfc2", "t,G", 0x00006d3c, 0xfc00ffff, WR_t|RD_C2, 0, I3 },
|
| 458 |
|
|
/*{"dmfc2", "t,G,H", 0x58000283, 0xfc001fff, WR_t|RD_C2, 0, I3 },*/
|
| 459 |
|
|
{"dmtc2", "t,G", 0x00007d3c, 0xfc00ffff, RD_t|WR_C2|WR_CC, 0, I3 },
|
| 460 |
|
|
/*{"dmtc2", "t,G,H", 0x58000683, 0xfc001fff, RD_t|WR_C2|WR_CC, 0, I3 },*/
|
| 461 |
|
|
{"dmul", "d,v,t", 0, (int) M_DMUL, INSN_MACRO, 0, I3 },
|
| 462 |
|
|
{"dmul", "d,v,I", 0, (int) M_DMUL_I, INSN_MACRO, 0, I3 },
|
| 463 |
|
|
{"dmulo", "d,v,t", 0, (int) M_DMULO, INSN_MACRO, 0, I3 },
|
| 464 |
|
|
{"dmulo", "d,v,I", 0, (int) M_DMULO_I, INSN_MACRO, 0, I3 },
|
| 465 |
|
|
{"dmulou", "d,v,t", 0, (int) M_DMULOU, INSN_MACRO, 0, I3 },
|
| 466 |
|
|
{"dmulou", "d,v,I", 0, (int) M_DMULOU_I, INSN_MACRO, 0, I3 },
|
| 467 |
|
|
{"dmult", "s,t", 0x58008b3c, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I3 },
|
| 468 |
|
|
{"dmultu", "s,t", 0x58009b3c, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I3 },
|
| 469 |
|
|
{"dneg", "d,w", 0x58000190, 0xfc1f07ff, WR_d|RD_t, 0, I3 }, /* dsub 0 */
|
| 470 |
|
|
{"dnegu", "d,w", 0x580001d0, 0xfc1f07ff, WR_d|RD_t, 0, I3 }, /* dsubu 0 */
|
| 471 |
|
|
{"drem", "z,s,t", 0x5800ab3c, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I3 },
|
| 472 |
|
|
{"drem", "d,v,t", 0, (int) M_DREM_3, INSN_MACRO, 0, I3 },
|
| 473 |
|
|
{"drem", "d,v,I", 0, (int) M_DREM_3I, INSN_MACRO, 0, I3 },
|
| 474 |
|
|
{"dremu", "z,s,t", 0x5800bb3c, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I3 },
|
| 475 |
|
|
{"dremu", "d,v,t", 0, (int) M_DREMU_3, INSN_MACRO, 0, I3 },
|
| 476 |
|
|
{"dremu", "d,v,I", 0, (int) M_DREMU_3I, INSN_MACRO, 0, I3 },
|
| 477 |
|
|
{"drol", "d,v,t", 0, (int) M_DROL, INSN_MACRO, 0, I3 },
|
| 478 |
|
|
{"drol", "d,v,I", 0, (int) M_DROL_I, INSN_MACRO, 0, I3 },
|
| 479 |
|
|
{"dror", "d,v,t", 0, (int) M_DROR, INSN_MACRO, 0, I3 },
|
| 480 |
|
|
{"dror", "d,v,I", 0, (int) M_DROR_I, INSN_MACRO, 0, I3 },
|
| 481 |
|
|
{"dror", "t,r,<", 0x580000c0, 0xfc0007ff, WR_t|RD_s, 0, I3 },
|
| 482 |
|
|
{"drorv", "d,t,s", 0x580000d0, 0xfc0007ff, RD_t|RD_s|WR_d, 0, I3 },
|
| 483 |
|
|
{"dror32", "t,r,<", 0x580000c8, 0xfc0007ff, WR_t|RD_s, 0, I3 },
|
| 484 |
|
|
{"drotl", "d,v,t", 0, (int) M_DROL, INSN_MACRO, 0, I3 },
|
| 485 |
|
|
{"drotl", "d,v,I", 0, (int) M_DROL_I, INSN_MACRO, 0, I3 },
|
| 486 |
|
|
{"drotr", "d,v,t", 0, (int) M_DROR, INSN_MACRO, 0, I3 },
|
| 487 |
|
|
{"drotr", "d,v,I", 0, (int) M_DROR_I, INSN_MACRO, 0, I3 },
|
| 488 |
|
|
{"drotrv", "d,t,s", 0x580000d0, 0xfc0007ff, RD_t|RD_s|WR_d, 0, I3 },
|
| 489 |
|
|
{"drotr32", "t,r,<", 0x580000c8, 0xfc0007ff, WR_t|RD_s, 0, I3 },
|
| 490 |
|
|
{"dsbh", "t,r", 0x58007b3c, 0xfc00ffff, WR_t|RD_s, 0, I3 },
|
| 491 |
|
|
{"dshd", "t,r", 0x5800fb3c, 0xfc00ffff, WR_t|RD_s, 0, I3 },
|
| 492 |
|
|
{"dsllv", "d,t,s", 0x58000010, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I3 },
|
| 493 |
|
|
{"dsll32", "t,r,<", 0x58000008, 0xfc0007ff, WR_t|RD_s, 0, I3 },
|
| 494 |
|
|
{"dsll", "d,t,s", 0x58000010, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I3 }, /* dsllv */
|
| 495 |
|
|
{"dsll", "t,r,>", 0x58000008, 0xfc0007ff, WR_t|RD_s, 0, I3 }, /* dsll32 */
|
| 496 |
|
|
{"dsll", "t,r,<", 0x58000000, 0xfc0007ff, WR_t|RD_s, 0, I3 },
|
| 497 |
|
|
{"dsrav", "d,t,s", 0x58000090, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I3 },
|
| 498 |
|
|
{"dsra32", "t,r,<", 0x58000088, 0xfc0007ff, WR_t|RD_s, 0, I3 },
|
| 499 |
|
|
{"dsra", "d,t,s", 0x58000090, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I3 }, /* dsrav */
|
| 500 |
|
|
{"dsra", "t,r,>", 0x58000088, 0xfc0007ff, WR_t|RD_s, 0, I3 }, /* dsra32 */
|
| 501 |
|
|
{"dsra", "t,r,<", 0x58000080, 0xfc0007ff, WR_t|RD_s, 0, I3 },
|
| 502 |
|
|
{"dsrlv", "d,t,s", 0x58000050, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I3 },
|
| 503 |
|
|
{"dsrl32", "t,r,<", 0x58000048, 0xfc0007ff, WR_t|RD_s, 0, I3 },
|
| 504 |
|
|
{"dsrl", "d,t,s", 0x58000050, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I3 }, /* dsrlv */
|
| 505 |
|
|
{"dsrl", "t,r,>", 0x58000048, 0xfc0007ff, WR_t|RD_s, 0, I3 }, /* dsrl32 */
|
| 506 |
|
|
{"dsrl", "t,r,<", 0x58000040, 0xfc0007ff, WR_t|RD_s, 0, I3 },
|
| 507 |
|
|
{"dsub", "d,v,t", 0x58000190, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I3 },
|
| 508 |
|
|
{"dsub", "d,v,I", 0, (int) M_DSUB_I, INSN_MACRO, 0, I3 },
|
| 509 |
|
|
{"dsubu", "d,v,t", 0x580001d0, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I3 },
|
| 510 |
|
|
{"dsubu", "d,v,I", 0, (int) M_DSUBU_I, INSN_MACRO, 0, I3 },
|
| 511 |
|
|
{"ei", "", 0x0000577c, 0xffffffff, WR_s|WR_C0, 0, I1 },
|
| 512 |
|
|
{"ei", "s", 0x0000577c, 0xffe0ffff, WR_s|WR_C0, 0, I1 },
|
| 513 |
|
|
{"eret", "", 0x0000f37c, 0xffffffff, NODS, 0, I1 },
|
| 514 |
|
|
{"ext", "t,r,+A,+C", 0x0000002c, 0xfc00003f, WR_t|RD_s, 0, I1 },
|
| 515 |
|
|
{"floor.l.d", "T,V", 0x5400433b, 0xfc00ffff, WR_T|RD_S|FP_D, 0, I1 },
|
| 516 |
|
|
{"floor.l.s", "T,V", 0x5400033b, 0xfc00ffff, WR_T|RD_S|FP_S|FP_D, 0, I1 },
|
| 517 |
|
|
{"floor.w.d", "T,V", 0x54004b3b, 0xfc00ffff, WR_T|RD_S|FP_S|FP_D, 0, I1 },
|
| 518 |
|
|
{"floor.w.s", "T,V", 0x54000b3b, 0xfc00ffff, WR_T|RD_S|FP_S, 0, I1 },
|
| 519 |
|
|
{"ins", "t,r,+A,+B", 0x0000000c, 0xfc00003f, WR_t|RD_s, 0, I1 },
|
| 520 |
|
|
{"iret", "", 0x0000d37c, 0xffffffff, NODS, 0, MC },
|
| 521 |
|
|
{"jr", "mj", 0x4580, 0xffe0, UBD, RD_mj, I1 },
|
| 522 |
|
|
{"jr", "s", 0x00000f3c, 0xffe0ffff, UBD|RD_s, BD32, I1 }, /* jalr */
|
| 523 |
|
|
{"jrs", "s", 0x00004f3c, 0xffe0ffff, UBD|RD_s, BD16, I1 }, /* jalrs */
|
| 524 |
|
|
{"jraddiusp", "mP", 0x4700, 0xffe0, NODS, UBR|RD_31|WR_sp|RD_sp, I1 },
|
| 525 |
|
|
{"jrc", "mj", 0x45a0, 0xffe0, NODS, UBR|RD_mj, I1 },
|
| 526 |
|
|
{"jr.hb", "s", 0x00001f3c, 0xffe0ffff, UBD|RD_s, BD32, I1 }, /* jalr.hb */
|
| 527 |
|
|
{"jrs.hb", "s", 0x00005f3c, 0xffe0ffff, UBD|RD_s, BD16, I1 }, /* jalrs.hb */
|
| 528 |
|
|
{"j", "mj", 0x4580, 0xffe0, UBD, RD_mj, I1 }, /* jr */
|
| 529 |
|
|
{"j", "s", 0x00000f3c, 0xffe0ffff, UBD|RD_s, BD32, I1 }, /* jr */
|
| 530 |
|
|
/* SVR4 PIC code requires special handling for j, so it must be a
|
| 531 |
|
|
macro. */
|
| 532 |
|
|
{"j", "a", 0, (int) M_J_A, INSN_MACRO, 0, I1 },
|
| 533 |
|
|
/* This form of j is used by the disassembler and internally by the
|
| 534 |
|
|
assembler, but will never match user input (because the line above
|
| 535 |
|
|
will match first). */
|
| 536 |
|
|
{"j", "a", 0xd4000000, 0xfc000000, UBD, 0, I1 },
|
| 537 |
|
|
{"jalr", "mj", 0x45c0, 0xffe0, UBD|WR_31, RD_mj|BD32, I1 },
|
| 538 |
|
|
{"jalr", "my,mj", 0x45c0, 0xffe0, UBD|WR_31, RD_mj|BD32, I1 },
|
| 539 |
|
|
{"jalr", "s", 0x03e00f3c, 0xffe0ffff, UBD|RD_s|WR_t, BD32, I1 },
|
| 540 |
|
|
{"jalr", "t,s", 0x00000f3c, 0xfc00ffff, UBD|RD_s|WR_t, BD32, I1 },
|
| 541 |
|
|
{"jalr.hb", "s", 0x03e01f3c, 0xffe0ffff, UBD|RD_s|WR_t, BD32, I1 },
|
| 542 |
|
|
{"jalr.hb", "t,s", 0x00001f3c, 0xfc00ffff, UBD|RD_s|WR_t, BD32, I1 },
|
| 543 |
|
|
{"jalrs", "mj", 0x45e0, 0xffe0, UBD|WR_31, RD_mj|BD16, I1 },
|
| 544 |
|
|
{"jalrs", "my,mj", 0x45e0, 0xffe0, UBD|WR_31, RD_mj|BD16, I1 },
|
| 545 |
|
|
{"jalrs", "s", 0x03e04f3c, 0xffe0ffff, UBD|RD_s|WR_t, BD16, I1 },
|
| 546 |
|
|
{"jalrs", "t,s", 0x00004f3c, 0xfc00ffff, UBD|RD_s|WR_t, BD16, I1 },
|
| 547 |
|
|
{"jalrs.hb", "s", 0x03e05f3c, 0xffe0ffff, UBD|RD_s|WR_t, BD16, I1 },
|
| 548 |
|
|
{"jalrs.hb", "t,s", 0x00005f3c, 0xfc00ffff, UBD|RD_s|WR_t, BD16, I1 },
|
| 549 |
|
|
/* SVR4 PIC code requires special handling for jal, so it must be a
|
| 550 |
|
|
macro. */
|
| 551 |
|
|
{"jal", "d,s", 0, (int) M_JAL_2, INSN_MACRO, 0, I1 },
|
| 552 |
|
|
{"jal", "s", 0, (int) M_JAL_1, INSN_MACRO, 0, I1 },
|
| 553 |
|
|
{"jal", "a", 0, (int) M_JAL_A, INSN_MACRO, 0, I1 },
|
| 554 |
|
|
/* This form of jal is used by the disassembler and internally by the
|
| 555 |
|
|
assembler, but will never match user input (because the line above
|
| 556 |
|
|
will match first). */
|
| 557 |
|
|
{"jal", "a", 0xf4000000, 0xfc000000, UBD|WR_31, BD32, I1 },
|
| 558 |
|
|
{"jals", "d,s", 0, (int) M_JALS_2, INSN_MACRO, 0, I1 },
|
| 559 |
|
|
{"jals", "s", 0, (int) M_JALS_1, INSN_MACRO, 0, I1 },
|
| 560 |
|
|
{"jals", "a", 0, (int) M_JALS_A, INSN_MACRO, 0, I1 },
|
| 561 |
|
|
{"jals", "a", 0x74000000, 0xfc000000, UBD|WR_31, BD16, I1 },
|
| 562 |
|
|
{"jalx", "a", 0xf0000000, 0xfc000000, UBD|WR_31, BD32, I1 },
|
| 563 |
|
|
{"la", "t,A(b)", 0, (int) M_LA_AB, INSN_MACRO, 0, I1 },
|
| 564 |
|
|
{"lb", "t,o(b)", 0x1c000000, 0xfc000000, RD_b|WR_t, 0, I1 },
|
| 565 |
|
|
{"lb", "t,A(b)", 0, (int) M_LB_AB, INSN_MACRO, 0, I1 },
|
| 566 |
|
|
{"lbu", "md,mG(ml)", 0x0800, 0xfc00, 0, WR_md|RD_ml, I1 },
|
| 567 |
|
|
{"lbu", "t,o(b)", 0x14000000, 0xfc000000, RD_b|WR_t, 0, I1 },
|
| 568 |
|
|
{"lbu", "t,A(b)", 0, (int) M_LBU_AB, INSN_MACRO, 0, I1 },
|
| 569 |
|
|
{"lca", "t,A(b)", 0, (int) M_LCA_AB, INSN_MACRO, 0, I1 },
|
| 570 |
|
|
/* The macro has to be first to handle o32 correctly. */
|
| 571 |
|
|
{"ld", "t,o(b)", 0, (int) M_LD_OB, INSN_MACRO, 0, I1 },
|
| 572 |
|
|
{"ld", "t,o(b)", 0xdc000000, 0xfc000000, RD_b|WR_t, 0, I3 },
|
| 573 |
|
|
{"ld", "t,A(b)", 0, (int) M_LD_AB, INSN_MACRO, 0, I1 },
|
| 574 |
|
|
{"ldc1", "T,o(b)", 0xbc000000, 0xfc000000, RD_b|WR_T|FP_D, 0, I1 },
|
| 575 |
|
|
{"ldc1", "E,o(b)", 0xbc000000, 0xfc000000, RD_b|WR_T|FP_D, 0, I1 },
|
| 576 |
|
|
{"ldc1", "T,A(b)", 0, (int) M_LDC1_AB, INSN_MACRO, INSN2_M_FP_D, I1 },
|
| 577 |
|
|
{"ldc1", "E,A(b)", 0, (int) M_LDC1_AB, INSN_MACRO, INSN2_M_FP_D, I1 },
|
| 578 |
|
|
{"ldc2", "E,~(b)", 0x20002000, 0xfc00f000, RD_b|WR_CC, 0, I1 },
|
| 579 |
|
|
{"ldc2", "E,o(b)", 0, (int) M_LDC2_OB, INSN_MACRO, 0, I1 },
|
| 580 |
|
|
{"ldc2", "E,A(b)", 0, (int) M_LDC2_AB, INSN_MACRO, 0, I1 },
|
| 581 |
|
|
{"l.d", "T,o(b)", 0xbc000000, 0xfc000000, RD_b|WR_T|FP_D, 0, I1 }, /* ldc1 */
|
| 582 |
|
|
{"l.d", "T,A(b)", 0, (int) M_LDC1_AB, INSN_MACRO, INSN2_M_FP_D, I1 },
|
| 583 |
|
|
{"ldl", "t,~(b)", 0x60004000, 0xfc00f000, WR_t|RD_b, 0, I3 },
|
| 584 |
|
|
{"ldl", "t,o(b)", 0, (int) M_LDL_OB, INSN_MACRO, 0, I3 },
|
| 585 |
|
|
{"ldl", "t,A(b)", 0, (int) M_LDL_AB, INSN_MACRO, 0, I3 },
|
| 586 |
|
|
{"ldm", "n,~(b)", 0x20007000, 0xfc00f000, RD_b, 0, I3 },
|
| 587 |
|
|
{"ldm", "n,o(b)", 0, (int) M_LDM_OB, INSN_MACRO, 0, I3 },
|
| 588 |
|
|
{"ldm", "n,A(b)", 0, (int) M_LDM_AB, INSN_MACRO, 0, I3 },
|
| 589 |
|
|
{"ldp", "t,~(b)", 0x20004000, 0xfc00f000, RD_b|WR_t, 0, I3 },
|
| 590 |
|
|
{"ldp", "t,o(b)", 0, (int) M_LDP_OB, INSN_MACRO, 0, I3 },
|
| 591 |
|
|
{"ldp", "t,A(b)", 0, (int) M_LDP_AB, INSN_MACRO, 0, I3 },
|
| 592 |
|
|
{"ldr", "t,~(b)", 0x60005000, 0xfc00f000, WR_t|RD_b, 0, I3 },
|
| 593 |
|
|
{"ldr", "t,o(b)", 0, (int) M_LDR_OB, INSN_MACRO, 0, I3 },
|
| 594 |
|
|
{"ldr", "t,A(b)", 0, (int) M_LDR_AB, INSN_MACRO, 0, I3 },
|
| 595 |
|
|
{"ldxc1", "D,t(b)", 0x540000c8, 0xfc0007ff, WR_D|RD_t|RD_b|FP_D, 0, I1 },
|
| 596 |
|
|
{"lh", "t,o(b)", 0x3c000000, 0xfc000000, RD_b|WR_t, 0, I1 },
|
| 597 |
|
|
{"lh", "t,A(b)", 0, (int) M_LH_AB, INSN_MACRO, 0, I1 },
|
| 598 |
|
|
{"lhu", "md,mH(ml)", 0x2800, 0xfc00, 0, WR_md|RD_ml, I1 },
|
| 599 |
|
|
{"lhu", "t,o(b)", 0x34000000, 0xfc000000, RD_b|WR_t, 0, I1 },
|
| 600 |
|
|
{"lhu", "t,A(b)", 0, (int) M_LHU_AB, INSN_MACRO, 0, I1 },
|
| 601 |
|
|
/* li is at the start of the table. */
|
| 602 |
|
|
{"li.d", "t,F", 0, (int) M_LI_D, INSN_MACRO, INSN2_M_FP_D, I1 },
|
| 603 |
|
|
{"li.d", "T,L", 0, (int) M_LI_DD, INSN_MACRO, INSN2_M_FP_D, I1 },
|
| 604 |
|
|
{"li.s", "t,f", 0, (int) M_LI_S, INSN_MACRO, INSN2_M_FP_S, I1 },
|
| 605 |
|
|
{"li.s", "T,l", 0, (int) M_LI_SS, INSN_MACRO, INSN2_M_FP_S, I1 },
|
| 606 |
|
|
{"ll", "t,~(b)", 0x60003000, 0xfc00f000, RD_b|WR_t, 0, I1 },
|
| 607 |
|
|
{"ll", "t,o(b)", 0, (int) M_LL_OB, INSN_MACRO, 0, I1 },
|
| 608 |
|
|
{"ll", "t,A(b)", 0, (int) M_LL_AB, INSN_MACRO, 0, I1 },
|
| 609 |
|
|
{"lld", "t,~(b)", 0x60007000, 0xfc00f000, RD_b|WR_t, 0, I3 },
|
| 610 |
|
|
{"lld", "t,o(b)", 0, (int) M_LLD_OB, INSN_MACRO, 0, I3 },
|
| 611 |
|
|
{"lld", "t,A(b)", 0, (int) M_LLD_AB, INSN_MACRO, 0, I3 },
|
| 612 |
|
|
{"lui", "s,u", 0x41a00000, 0xffe00000, WR_s, 0, I1 },
|
| 613 |
|
|
{"luxc1", "D,t(b)", 0x54000148, 0xfc0007ff, WR_D|RD_t|RD_b|FP_D, 0, I1 },
|
| 614 |
|
|
{"lw", "md,mJ(ml)", 0x6800, 0xfc00, 0, WR_md|RD_ml, I1 },
|
| 615 |
|
|
{"lw", "mp,mU(ms)", 0x4800, 0xfc00, 0, WR_mp|RD_sp, I1 }, /* lwsp */
|
| 616 |
|
|
{"lw", "md,mA(ma)", 0x6400, 0xfc00, 0, WR_md|RD_gp, I1 }, /* lwgp */
|
| 617 |
|
|
{"lw", "t,o(b)", 0xfc000000, 0xfc000000, RD_b|WR_t, 0, I1 },
|
| 618 |
|
|
{"lw", "t,A(b)", 0, (int) M_LW_AB, INSN_MACRO, 0, I1 },
|
| 619 |
|
|
{"lwc1", "T,o(b)", 0x9c000000, 0xfc000000, RD_b|WR_T|FP_S, 0, I1 },
|
| 620 |
|
|
{"lwc1", "E,o(b)", 0x9c000000, 0xfc000000, RD_b|WR_T|FP_S, 0, I1 },
|
| 621 |
|
|
{"lwc1", "T,A(b)", 0, (int) M_LWC1_AB, INSN_MACRO, INSN2_M_FP_S, I1 },
|
| 622 |
|
|
{"lwc1", "E,A(b)", 0, (int) M_LWC1_AB, INSN_MACRO, INSN2_M_FP_S, I1 },
|
| 623 |
|
|
{"lwc2", "E,~(b)", 0x20000000, 0xfc00f000, RD_b|WR_CC, 0, I1 },
|
| 624 |
|
|
{"lwc2", "E,o(b)", 0, (int) M_LWC2_OB, INSN_MACRO, 0, I1 },
|
| 625 |
|
|
{"lwc2", "E,A(b)", 0, (int) M_LWC2_AB, INSN_MACRO, 0, I1 },
|
| 626 |
|
|
{"l.s", "T,o(b)", 0x9c000000, 0xfc000000, RD_b|WR_T|FP_S, 0, I1 }, /* lwc1 */
|
| 627 |
|
|
{"l.s", "T,A(b)", 0, (int) M_LWC1_AB, INSN_MACRO, INSN2_M_FP_S, I1 },
|
| 628 |
|
|
{"lwl", "t,~(b)", 0x60000000, 0xfc00f000, RD_b|WR_t, 0, I1 },
|
| 629 |
|
|
{"lwl", "t,o(b)", 0, (int) M_LWL_OB, INSN_MACRO, 0, I1 },
|
| 630 |
|
|
{"lwl", "t,A(b)", 0, (int) M_LWL_AB, INSN_MACRO, 0, I1 },
|
| 631 |
|
|
{"lcache", "t,~(b)", 0x60000000, 0xfc00f000, RD_b|WR_t, 0, I1 }, /* same */
|
| 632 |
|
|
{"lcache", "t,o(b)", 0, (int) M_LWL_OB, INSN_MACRO, 0, I1 },
|
| 633 |
|
|
{"lcache", "t,A(b)", 0, (int) M_LWL_AB, INSN_MACRO, 0, I1 },
|
| 634 |
|
|
{"lwm", "mN,mJ(ms)", 0x4500, 0xffc0, NODS, RD_sp, I1 },
|
| 635 |
|
|
{"lwm", "n,~(b)", 0x20005000, 0xfc00f000, RD_b|NODS, 0, I1 },
|
| 636 |
|
|
{"lwm", "n,o(b)", 0, (int) M_LWM_OB, INSN_MACRO, 0, I1 },
|
| 637 |
|
|
{"lwm", "n,A(b)", 0, (int) M_LWM_AB, INSN_MACRO, 0, I1 },
|
| 638 |
|
|
{"lwp", "t,~(b)", 0x20001000, 0xfc00f000, RD_b|WR_t|NODS, 0, I1 },
|
| 639 |
|
|
{"lwp", "t,o(b)", 0, (int) M_LWP_OB, INSN_MACRO, 0, I1 },
|
| 640 |
|
|
{"lwp", "t,A(b)", 0, (int) M_LWP_AB, INSN_MACRO, 0, I1 },
|
| 641 |
|
|
{"lwr", "t,~(b)", 0x60001000, 0xfc00f000, RD_b|WR_t, 0, I1 },
|
| 642 |
|
|
{"lwr", "t,o(b)", 0, (int) M_LWR_OB, INSN_MACRO, 0, I1 },
|
| 643 |
|
|
{"lwr", "t,A(b)", 0, (int) M_LWR_AB, INSN_MACRO, 0, I1 },
|
| 644 |
|
|
{"lwu", "t,~(b)", 0x6000e000, 0xfc00f000, RD_b|WR_t, 0, I3 },
|
| 645 |
|
|
{"lwu", "t,o(b)", 0, (int) M_LWU_OB, INSN_MACRO, 0, I3 },
|
| 646 |
|
|
{"lwu", "t,A(b)", 0, (int) M_LWU_AB, INSN_MACRO, 0, I3 },
|
| 647 |
|
|
{"lwxc1", "D,t(b)", 0x54000048, 0xfc0007ff, WR_D|RD_t|RD_b|FP_S, 0, I1 },
|
| 648 |
|
|
{"flush", "t,~(b)", 0x60001000, 0xfc00f000, RD_b|WR_t, 0, I1 }, /* same */
|
| 649 |
|
|
{"flush", "t,o(b)", 0, (int) M_LWR_OB, INSN_MACRO, 0, I1 },
|
| 650 |
|
|
{"flush", "t,A(b)", 0, (int) M_LWR_AB, INSN_MACRO, 0, I1 },
|
| 651 |
|
|
{"lwxs", "d,t(b)", 0x00000118, 0xfc0007ff, RD_b|RD_t|WR_d, 0, I1 },
|
| 652 |
|
|
{"madd", "s,t", 0x0000cb3c, 0xfc00ffff, RD_s|RD_t|MOD_HILO, 0, I1 },
|
| 653 |
|
|
{"madd.d", "D,R,S,T", 0x54000009, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0, I1 },
|
| 654 |
|
|
{"madd.s", "D,R,S,T", 0x54000001, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, 0, I1 },
|
| 655 |
|
|
{"madd.ps", "D,R,S,T", 0x54000011, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0, I1 },
|
| 656 |
|
|
{"maddu", "s,t", 0x0000db3c, 0xfc00ffff, RD_s|RD_t|MOD_HILO, 0, I1 },
|
| 657 |
|
|
{"mfc0", "t,G", 0x000000fc, 0xfc00ffff, WR_t|RD_C0, 0, I1 },
|
| 658 |
|
|
{"mfc0", "t,+D", 0x000000fc, 0xfc00c7ff, WR_t|RD_C0, 0, I1 },
|
| 659 |
|
|
{"mfc0", "t,G,H", 0x000000fc, 0xfc00c7ff, WR_t|RD_C0, 0, I1 },
|
| 660 |
|
|
{"mfc1", "t,S", 0x5400203b, 0xfc00ffff, WR_t|RD_S|FP_S, 0, I1 },
|
| 661 |
|
|
{"mfc1", "t,G", 0x5400203b, 0xfc00ffff, WR_t|RD_S|FP_S, 0, I1 },
|
| 662 |
|
|
{"mfc2", "t,G", 0x00004d3c, 0xfc00ffff, WR_t|RD_C2, 0, I1 },
|
| 663 |
|
|
{"mfhc1", "t,S", 0x5400303b, 0xfc00ffff, WR_t|RD_S|FP_D, 0, I1 },
|
| 664 |
|
|
{"mfhc1", "t,G", 0x5400303b, 0xfc00ffff, WR_t|RD_S|FP_D, 0, I1 },
|
| 665 |
|
|
{"mfhc2", "t,G", 0x00008d3c, 0xfc00ffff, WR_t|RD_C2, 0, I1 },
|
| 666 |
|
|
{"mfhi", "mj", 0x4600, 0xffe0, RD_HI, WR_mj, I1 },
|
| 667 |
|
|
{"mfhi", "s", 0x00000d7c, 0xffe0ffff, WR_s|RD_HI, 0, I1 },
|
| 668 |
|
|
{"mflo", "mj", 0x4640, 0xffe0, RD_LO, WR_mj, I1 },
|
| 669 |
|
|
{"mflo", "s", 0x00001d7c, 0xffe0ffff, WR_s|RD_LO, 0, I1 },
|
| 670 |
|
|
{"mov.d", "T,S", 0x5400207b, 0xfc00ffff, WR_T|RD_S|FP_D, 0, I1 },
|
| 671 |
|
|
{"mov.s", "T,S", 0x5400007b, 0xfc00ffff, WR_T|RD_S|FP_S, 0, I1 },
|
| 672 |
|
|
{"mov.ps", "T,S", 0x5400407b, 0xfc00ffff, WR_T|RD_S|FP_D, 0, I1 },
|
| 673 |
|
|
{"movep", "mh,mi,mm,mn", 0x8400, 0xfc01, NODS, WR_mhi|RD_mmn, I1 },
|
| 674 |
|
|
{"movf", "t,s,M", 0x5400017b, 0xfc001fff, WR_t|RD_s|RD_CC|FP_S|FP_D, 0, I1 },
|
| 675 |
|
|
{"movf.d", "T,S,M", 0x54000220, 0xfc001fff, WR_T|RD_S|RD_CC|FP_D, 0, I1 },
|
| 676 |
|
|
{"movf.s", "T,S,M", 0x54000020, 0xfc001fff, WR_T|RD_S|RD_CC|FP_S, 0, I1 },
|
| 677 |
|
|
{"movf.ps", "T,S,M", 0x54000420, 0xfc001fff, WR_T|RD_S|RD_CC|FP_D, 0, I1 },
|
| 678 |
|
|
{"movn", "d,v,t", 0x00000018, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 },
|
| 679 |
|
|
{"movn.d", "D,S,t", 0x54000138, 0xfc0007ff, WR_D|RD_S|RD_t|FP_D, 0, I1 },
|
| 680 |
|
|
{"movn.s", "D,S,t", 0x54000038, 0xfc0007ff, WR_D|RD_S|RD_t|FP_S, 0, I1 },
|
| 681 |
|
|
{"movn.ps", "D,S,t", 0x54000238, 0xfc0007ff, WR_D|RD_S|RD_t|FP_D, 0, I1 },
|
| 682 |
|
|
{"movt", "t,s,M", 0x5400097b, 0xfc001fff, WR_t|RD_s|RD_CC|FP_S|FP_D, 0, I1 },
|
| 683 |
|
|
{"movt.d", "T,S,M", 0x54000260, 0xfc001fff, WR_T|RD_S|RD_CC|FP_D, 0, I1 },
|
| 684 |
|
|
{"movt.s", "T,S,M", 0x54000060, 0xfc001fff, WR_T|RD_S|RD_CC|FP_S, 0, I1 },
|
| 685 |
|
|
{"movt.ps", "T,S,M", 0x54000460, 0xfc001fff, WR_T|RD_S|RD_CC|FP_D, 0, I1 },
|
| 686 |
|
|
{"movz", "d,v,t", 0x00000058, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 },
|
| 687 |
|
|
{"movz.d", "D,S,t", 0x54000178, 0xfc0007ff, WR_D|RD_S|RD_t|FP_D, 0, I1 },
|
| 688 |
|
|
{"movz.s", "D,S,t", 0x54000078, 0xfc0007ff, WR_D|RD_S|RD_t|FP_S, 0, I1 },
|
| 689 |
|
|
{"movz.ps", "D,S,t", 0x54000278, 0xfc0007ff, WR_D|RD_S|RD_t|FP_D, 0, I1 },
|
| 690 |
|
|
{"msub", "s,t", 0x0000eb3c, 0xfc00ffff, RD_s|RD_t|MOD_HILO, 0, I1 },
|
| 691 |
|
|
{"msub.d", "D,R,S,T", 0x54000029, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0, I1 },
|
| 692 |
|
|
{"msub.s", "D,R,S,T", 0x54000021, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, 0, I1 },
|
| 693 |
|
|
{"msub.ps", "D,R,S,T", 0x54000031, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0, I1 },
|
| 694 |
|
|
{"msubu", "s,t", 0x0000fb3c, 0xfc00ffff, RD_s|RD_t|MOD_HILO, 0, I1 },
|
| 695 |
|
|
{"mtc0", "t,G", 0x000002fc, 0xfc00ffff, RD_t|WR_C0|WR_CC, 0, I1 },
|
| 696 |
|
|
{"mtc0", "t,+D", 0x000002fc, 0xfc00c7ff, RD_t|WR_C0|WR_CC, 0, I1 },
|
| 697 |
|
|
{"mtc0", "t,G,H", 0x000002fc, 0xfc00c7ff, RD_t|WR_C0|WR_CC, 0, I1 },
|
| 698 |
|
|
{"mtc1", "t,S", 0x5400283b, 0xfc00ffff, RD_t|WR_S|FP_S, 0, I1 },
|
| 699 |
|
|
{"mtc1", "t,G", 0x5400283b, 0xfc00ffff, RD_t|WR_S|FP_S, 0, I1 },
|
| 700 |
|
|
{"mtc2", "t,G", 0x00005d3c, 0xfc00ffff, RD_t|WR_C2|WR_CC, 0, I1 },
|
| 701 |
|
|
{"mthc1", "t,S", 0x5400383b, 0xfc00ffff, RD_t|WR_S|FP_D, 0, I1 },
|
| 702 |
|
|
{"mthc1", "t,G", 0x5400383b, 0xfc00ffff, RD_t|WR_S|FP_D, 0, I1 },
|
| 703 |
|
|
{"mthc2", "t,G", 0x00009d3c, 0xfc00ffff, RD_t|WR_C2|WR_CC, 0, I1 },
|
| 704 |
|
|
{"mthi", "s", 0x00002d7c, 0xffe0ffff, RD_s|WR_HI, 0, I1 },
|
| 705 |
|
|
{"mtlo", "s", 0x00003d7c, 0xffe0ffff, RD_s|WR_LO, 0, I1 },
|
| 706 |
|
|
{"mul", "d,v,t", 0x00000210, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0, I1 },
|
| 707 |
|
|
{"mul", "d,v,I", 0, (int) M_MUL_I, INSN_MACRO, 0, I1 },
|
| 708 |
|
|
{"mul.d", "D,V,T", 0x540001b0, 0xfc0007ff, WR_D|RD_S|RD_T|FP_D, 0, I1 },
|
| 709 |
|
|
{"mul.s", "D,V,T", 0x540000b0, 0xfc0007ff, WR_D|RD_S|RD_T|FP_S, 0, I1 },
|
| 710 |
|
|
{"mul.ps", "D,V,T", 0x540002b0, 0xfc0007ff, WR_D|RD_S|RD_T|FP_D, 0, I1 },
|
| 711 |
|
|
{"mulo", "d,v,t", 0, (int) M_MULO, INSN_MACRO, 0, I1 },
|
| 712 |
|
|
{"mulo", "d,v,I", 0, (int) M_MULO_I, INSN_MACRO, 0, I1 },
|
| 713 |
|
|
{"mulou", "d,v,t", 0, (int) M_MULOU, INSN_MACRO, 0, I1 },
|
| 714 |
|
|
{"mulou", "d,v,I", 0, (int) M_MULOU_I, INSN_MACRO, 0, I1 },
|
| 715 |
|
|
{"mult", "s,t", 0x00008b3c, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I1 },
|
| 716 |
|
|
{"multu", "s,t", 0x00009b3c, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I1 },
|
| 717 |
|
|
{"neg", "d,w", 0x00000190, 0xfc1f07ff, WR_d|RD_t, 0, I1 }, /* sub 0 */
|
| 718 |
|
|
{"negu", "d,w", 0x000001d0, 0xfc1f07ff, WR_d|RD_t, 0, I1 }, /* subu 0 */
|
| 719 |
|
|
{"neg.d", "T,V", 0x54002b7b, 0xfc00ffff, WR_T|RD_S|FP_D, 0, I1 },
|
| 720 |
|
|
{"neg.s", "T,V", 0x54000b7b, 0xfc00ffff, WR_T|RD_S|FP_S, 0, I1 },
|
| 721 |
|
|
{"neg.ps", "T,V", 0x54004b7b, 0xfc00ffff, WR_T|RD_S|FP_D, 0, I1 },
|
| 722 |
|
|
{"nmadd.d", "D,R,S,T", 0x5400000a, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0, I1 },
|
| 723 |
|
|
{"nmadd.s", "D,R,S,T", 0x54000002, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, 0, I1 },
|
| 724 |
|
|
{"nmadd.ps", "D,R,S,T", 0x54000012, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0, I1 },
|
| 725 |
|
|
{"nmsub.d", "D,R,S,T", 0x5400002a, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0, I1 },
|
| 726 |
|
|
{"nmsub.s", "D,R,S,T", 0x54000022, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, 0, I1 },
|
| 727 |
|
|
{"nmsub.ps", "D,R,S,T", 0x54000032, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0, I1 },
|
| 728 |
|
|
/* nop is at the start of the table. */
|
| 729 |
|
|
{"not", "mf,mg", 0x4400, 0xffc0, 0, WR_mf|RD_mg, I1 }, /* put not before nor */
|
| 730 |
|
|
{"not", "d,v", 0x000002d0, 0xffe007ff, WR_d|RD_s|RD_t, 0, I1 }, /* nor d,s,0 */
|
| 731 |
|
|
{"nor", "mf,mz,mg", 0x4400, 0xffc0, 0, WR_mf|RD_mg, I1 }, /* not */
|
| 732 |
|
|
{"nor", "mf,mg,mz", 0x4400, 0xffc0, 0, WR_mf|RD_mg, I1 }, /* not */
|
| 733 |
|
|
{"nor", "d,v,t", 0x000002d0, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 },
|
| 734 |
|
|
{"nor", "t,r,I", 0, (int) M_NOR_I, INSN_MACRO, 0, I1 },
|
| 735 |
|
|
{"or", "mp,mj,mz", 0x0c00, 0xfc00, 0, WR_mp|RD_mj, I1 }, /* move */
|
| 736 |
|
|
{"or", "mp,mz,mj", 0x0c00, 0xfc00, 0, WR_mp|RD_mj, I1 }, /* move */
|
| 737 |
|
|
{"or", "mf,mt,mg", 0x44c0, 0xffc0, 0, WR_mf|RD_mf|RD_mg, I1 },
|
| 738 |
|
|
{"or", "mf,mg,mx", 0x44c0, 0xffc0, 0, WR_mf|RD_mf|RD_mg, I1 },
|
| 739 |
|
|
{"or", "d,v,t", 0x00000290, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 },
|
| 740 |
|
|
{"or", "t,r,I", 0, (int) M_OR_I, INSN_MACRO, 0, I1 },
|
| 741 |
|
|
{"ori", "mp,mj,mZ", 0x0c00, 0xfc00, 0, WR_mp|RD_mj, I1 }, /* move */
|
| 742 |
|
|
{"ori", "t,r,i", 0x50000000, 0xfc000000, WR_t|RD_s, 0, I1 },
|
| 743 |
|
|
{"pll.ps", "D,V,T", 0x54000080, 0xfc0007ff, WR_D|RD_S|RD_T|FP_D, 0, I1 },
|
| 744 |
|
|
{"plu.ps", "D,V,T", 0x540000c0, 0xfc0007ff, WR_D|RD_S|RD_T|FP_D, 0, I1 },
|
| 745 |
|
|
{"pul.ps", "D,V,T", 0x54000100, 0xfc0007ff, WR_D|RD_S|RD_T|FP_D, 0, I1 },
|
| 746 |
|
|
{"puu.ps", "D,V,T", 0x54000140, 0xfc0007ff, WR_D|RD_S|RD_T|FP_D, 0, I1 },
|
| 747 |
|
|
/* pref is at the start of the table. */
|
| 748 |
|
|
{"recip.d", "T,S", 0x5400523b, 0xfc00ffff, WR_T|RD_S|FP_D, 0, I1 },
|
| 749 |
|
|
{"recip.s", "T,S", 0x5400123b, 0xfc00ffff, WR_T|RD_S|FP_S, 0, I1 },
|
| 750 |
|
|
{"rem", "z,s,t", 0x0000ab3c, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I1 },
|
| 751 |
|
|
{"rem", "d,v,t", 0, (int) M_REM_3, INSN_MACRO, 0, I1 },
|
| 752 |
|
|
{"rem", "d,v,I", 0, (int) M_REM_3I, INSN_MACRO, 0, I1 },
|
| 753 |
|
|
{"remu", "z,s,t", 0x0000bb3c, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I1 },
|
| 754 |
|
|
{"remu", "d,v,t", 0, (int) M_REMU_3, INSN_MACRO, 0, I1 },
|
| 755 |
|
|
{"remu", "d,v,I", 0, (int) M_REMU_3I, INSN_MACRO, 0, I1 },
|
| 756 |
|
|
{"rdhwr", "t,K", 0x00006b3c, 0xfc00ffff, 0, WR_t, I1 },
|
| 757 |
|
|
{"rdpgpr", "t,r", 0x0000e17c, 0xfc00ffff, WR_t, 0, I1 },
|
| 758 |
|
|
{"rol", "d,v,t", 0, (int) M_ROL, INSN_MACRO, 0, I1 },
|
| 759 |
|
|
{"rol", "d,v,I", 0, (int) M_ROL_I, INSN_MACRO, 0, I1 },
|
| 760 |
|
|
{"ror", "d,v,t", 0, (int) M_ROR, INSN_MACRO, 0, I1 },
|
| 761 |
|
|
{"ror", "d,v,I", 0, (int) M_ROR_I, INSN_MACRO, 0, I1 },
|
| 762 |
|
|
{"ror", "t,r,<", 0x000000c0, 0xfc0007ff, WR_t|RD_s, 0, I1 },
|
| 763 |
|
|
{"rorv", "d,t,s", 0x000000d0, 0xfc0007ff, RD_t|RD_s|WR_d, 0, I1 },
|
| 764 |
|
|
{"rotl", "d,v,t", 0, (int) M_ROL, INSN_MACRO, 0, I1 },
|
| 765 |
|
|
{"rotl", "d,v,I", 0, (int) M_ROL_I, INSN_MACRO, 0, I1 },
|
| 766 |
|
|
{"rotr", "d,v,t", 0, (int) M_ROR, INSN_MACRO, 0, I1 },
|
| 767 |
|
|
{"rotr", "t,r,<", 0x000000c0, 0xfc0007ff, WR_t|RD_s, 0, I1 },
|
| 768 |
|
|
{"rotrv", "d,t,s", 0x000000d0, 0xfc0007ff, RD_t|RD_s|WR_d, 0, I1 },
|
| 769 |
|
|
{"round.l.d", "T,S", 0x5400733b, 0xfc00ffff, WR_T|RD_S|FP_D, 0, I1 },
|
| 770 |
|
|
{"round.l.s", "T,S", 0x5400333b, 0xfc00ffff, WR_T|RD_S|FP_S|FP_D, 0, I1 },
|
| 771 |
|
|
{"round.w.d", "T,S", 0x54007b3b, 0xfc00ffff, WR_T|RD_S|FP_S|FP_D, 0, I1 },
|
| 772 |
|
|
{"round.w.s", "T,S", 0x54003b3b, 0xfc00ffff, WR_T|RD_S|FP_S, 0, I1 },
|
| 773 |
|
|
{"rsqrt.d", "T,S", 0x5400423b, 0xfc00ffff, WR_T|RD_S|FP_D, 0, I1 },
|
| 774 |
|
|
{"rsqrt.s", "T,S", 0x5400023b, 0xfc00ffff, WR_T|RD_S|FP_S, 0, I1 },
|
| 775 |
|
|
{"sb", "mq,mL(ml)", 0x8800, 0xfc00, SM, RD_mq|RD_ml, I1 },
|
| 776 |
|
|
{"sb", "t,o(b)", 0x18000000, 0xfc000000, SM|RD_t|RD_b, 0, I1 },
|
| 777 |
|
|
{"sb", "t,A(b)", 0, (int) M_SB_AB, INSN_MACRO, 0, I1 },
|
| 778 |
|
|
{"sc", "t,~(b)", 0x6000b000, 0xfc00f000, SM|RD_t|WR_t|RD_b, 0, I1 },
|
| 779 |
|
|
{"sc", "t,o(b)", 0, (int) M_SC_OB, INSN_MACRO, 0, I1 },
|
| 780 |
|
|
{"sc", "t,A(b)", 0, (int) M_SC_AB, INSN_MACRO, 0, I1 },
|
| 781 |
|
|
{"scd", "t,~(b)", 0x6000f000, 0xfc00f000, SM|RD_t|WR_t|RD_b, 0, I3 },
|
| 782 |
|
|
{"scd", "t,o(b)", 0, (int) M_SCD_OB, INSN_MACRO, 0, I3 },
|
| 783 |
|
|
{"scd", "t,A(b)", 0, (int) M_SCD_AB, INSN_MACRO, 0, I3 },
|
| 784 |
|
|
/* The macro has to be first to handle o32 correctly. */
|
| 785 |
|
|
{"sd", "t,o(b)", 0, (int) M_SD_OB, INSN_MACRO, 0, I1 },
|
| 786 |
|
|
{"sd", "t,o(b)", 0xd8000000, 0xfc000000, SM|RD_t|RD_b, 0, I3 },
|
| 787 |
|
|
{"sd", "t,A(b)", 0, (int) M_SD_AB, INSN_MACRO, 0, I1 },
|
| 788 |
|
|
{"sdbbp", "", 0x46c0, 0xffff, TRAP, 0, I1 },
|
| 789 |
|
|
{"sdbbp", "", 0x0000db7c, 0xffffffff, TRAP, 0, I1 },
|
| 790 |
|
|
{"sdbbp", "mO", 0x46c0, 0xfff0, TRAP, 0, I1 },
|
| 791 |
|
|
{"sdbbp", "B", 0x0000db7c, 0xfc00ffff, TRAP, 0, I1 },
|
| 792 |
|
|
{"sdc1", "T,o(b)", 0xb8000000, 0xfc000000, SM|RD_T|RD_b|FP_D, 0, I1 },
|
| 793 |
|
|
{"sdc1", "E,o(b)", 0xb8000000, 0xfc000000, SM|RD_T|RD_b|FP_D, 0, I1 },
|
| 794 |
|
|
{"sdc1", "T,A(b)", 0, (int) M_SDC1_AB, INSN_MACRO, INSN2_M_FP_D, I1 },
|
| 795 |
|
|
{"sdc1", "E,A(b)", 0, (int) M_SDC1_AB, INSN_MACRO, INSN2_M_FP_D, I1 },
|
| 796 |
|
|
{"sdc2", "E,~(b)", 0x2000a000, 0xfc00f000, SM|RD_C2|RD_b, 0, I1 },
|
| 797 |
|
|
{"sdc2", "E,o(b)", 0, (int) M_SDC2_OB, INSN_MACRO, 0, I1 },
|
| 798 |
|
|
{"sdc2", "E,A(b)", 0, (int) M_SDC2_AB, INSN_MACRO, 0, I1 },
|
| 799 |
|
|
{"s.d", "T,o(b)", 0xb8000000, 0xfc000000, SM|RD_T|RD_b|FP_D, 0, I1 }, /* sdc1 */
|
| 800 |
|
|
{"s.d", "T,A(b)", 0, (int) M_SDC1_AB, INSN_MACRO, INSN2_M_FP_D, I1 },
|
| 801 |
|
|
{"sdl", "t,~(b)", 0x6000c000, 0xfc00f000, SM|RD_t|RD_b, 0, I3 },
|
| 802 |
|
|
{"sdl", "t,o(b)", 0, (int) M_SDL_OB, INSN_MACRO, 0, I3 },
|
| 803 |
|
|
{"sdl", "t,A(b)", 0, (int) M_SDL_AB, INSN_MACRO, 0, I3 },
|
| 804 |
|
|
{"sdm", "n,~(b)", 0x2000f000, 0xfc00f000, SM|RD_b, 0, I3 },
|
| 805 |
|
|
{"sdm", "n,o(b)", 0, (int) M_SDM_OB, INSN_MACRO, 0, I3 },
|
| 806 |
|
|
{"sdm", "n,A(b)", 0, (int) M_SDM_AB, INSN_MACRO, 0, I3 },
|
| 807 |
|
|
{"sdp", "t,~(b)", 0x2000c000, 0xfc00f000, SM|RD_t|RD_b, 0, I3 },
|
| 808 |
|
|
{"sdp", "t,o(b)", 0, (int) M_SDP_OB, INSN_MACRO, 0, I3 },
|
| 809 |
|
|
{"sdp", "t,A(b)", 0, (int) M_SDP_AB, INSN_MACRO, 0, I3 },
|
| 810 |
|
|
{"sdr", "t,~(b)", 0x6000d000, 0xfc00f000, SM|RD_t|RD_b, 0, I3 },
|
| 811 |
|
|
{"sdr", "t,o(b)", 0, (int) M_SDR_OB, INSN_MACRO, 0, I3 },
|
| 812 |
|
|
{"sdr", "t,A(b)", 0, (int) M_SDR_AB, INSN_MACRO, 0, I3 },
|
| 813 |
|
|
{"sdxc1", "D,t(b)", 0x54000108, 0xfc0007ff, SM|RD_t|RD_b|FP_D, RD_D, I1 },
|
| 814 |
|
|
{"seb", "t,r", 0x00002b3c, 0xfc00ffff, WR_t|RD_s, 0, I1 },
|
| 815 |
|
|
{"seh", "t,r", 0x00003b3c, 0xfc00ffff, WR_t|RD_s, 0, I1 },
|
| 816 |
|
|
{"seq", "d,v,t", 0, (int) M_SEQ, INSN_MACRO, 0, I1 },
|
| 817 |
|
|
{"seq", "d,v,I", 0, (int) M_SEQ_I, INSN_MACRO, 0, I1 },
|
| 818 |
|
|
{"sge", "d,v,t", 0, (int) M_SGE, INSN_MACRO, 0, I1 },
|
| 819 |
|
|
{"sge", "d,v,I", 0, (int) M_SGE_I, INSN_MACRO, 0, I1 },
|
| 820 |
|
|
{"sgeu", "d,v,t", 0, (int) M_SGEU, INSN_MACRO, 0, I1 },
|
| 821 |
|
|
{"sgeu", "d,v,I", 0, (int) M_SGEU_I, INSN_MACRO, 0, I1 },
|
| 822 |
|
|
{"sgt", "d,v,t", 0, (int) M_SGT, INSN_MACRO, 0, I1 },
|
| 823 |
|
|
{"sgt", "d,v,I", 0, (int) M_SGT_I, INSN_MACRO, 0, I1 },
|
| 824 |
|
|
{"sgtu", "d,v,t", 0, (int) M_SGTU, INSN_MACRO, 0, I1 },
|
| 825 |
|
|
{"sgtu", "d,v,I", 0, (int) M_SGTU_I, INSN_MACRO, 0, I1 },
|
| 826 |
|
|
{"sh", "mq,mH(ml)", 0xa800, 0xfc00, SM, RD_mq|RD_ml, I1 },
|
| 827 |
|
|
{"sh", "t,o(b)", 0x38000000, 0xfc000000, SM|RD_t|RD_b, 0, I1 },
|
| 828 |
|
|
{"sh", "t,A(b)", 0, (int) M_SH_AB, INSN_MACRO, 0, I1 },
|
| 829 |
|
|
{"sle", "d,v,t", 0, (int) M_SLE, INSN_MACRO, 0, I1 },
|
| 830 |
|
|
{"sle", "d,v,I", 0, (int) M_SLE_I, INSN_MACRO, 0, I1 },
|
| 831 |
|
|
{"sleu", "d,v,t", 0, (int) M_SLEU, INSN_MACRO, 0, I1 },
|
| 832 |
|
|
{"sleu", "d,v,I", 0, (int) M_SLEU_I, INSN_MACRO, 0, I1 },
|
| 833 |
|
|
{"sllv", "d,t,s", 0x00000010, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 },
|
| 834 |
|
|
{"sll", "md,mc,mM", 0x2400, 0xfc01, 0, WR_md|RD_mc, I1 },
|
| 835 |
|
|
{"sll", "d,w,s", 0x00000010, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 }, /* sllv */
|
| 836 |
|
|
{"sll", "t,r,<", 0x00000000, 0xfc0007ff, WR_t|RD_s, 0, I1 },
|
| 837 |
|
|
{"slt", "d,v,t", 0x00000350, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 },
|
| 838 |
|
|
{"slt", "d,v,I", 0, (int) M_SLT_I, INSN_MACRO, 0, I1 },
|
| 839 |
|
|
{"slti", "t,r,j", 0x90000000, 0xfc000000, WR_t|RD_s, 0, I1 },
|
| 840 |
|
|
{"sltiu", "t,r,j", 0xb0000000, 0xfc000000, WR_t|RD_s, 0, I1 },
|
| 841 |
|
|
{"sltu", "d,v,t", 0x00000390, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 },
|
| 842 |
|
|
{"sltu", "d,v,I", 0, (int) M_SLTU_I, INSN_MACRO, 0, I1 },
|
| 843 |
|
|
{"sne", "d,v,t", 0, (int) M_SNE, INSN_MACRO, 0, I1 },
|
| 844 |
|
|
{"sne", "d,v,I", 0, (int) M_SNE_I, INSN_MACRO, 0, I1 },
|
| 845 |
|
|
{"sqrt.d", "T,S", 0x54004a3b, 0xfc00ffff, WR_T|RD_S|FP_D, 0, I1 },
|
| 846 |
|
|
{"sqrt.s", "T,S", 0x54000a3b, 0xfc00ffff, WR_T|RD_S|FP_S, 0, I1 },
|
| 847 |
|
|
{"srav", "d,t,s", 0x00000090, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I1 },
|
| 848 |
|
|
{"sra", "d,w,s", 0x00000090, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I1 }, /* srav */
|
| 849 |
|
|
{"sra", "t,r,<", 0x00000080, 0xfc0007ff, WR_t|RD_s, 0, I1 },
|
| 850 |
|
|
{"srlv", "d,t,s", 0x00000050, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I1 },
|
| 851 |
|
|
{"srl", "md,mc,mM", 0x2401, 0xfc01, 0, WR_md|RD_mc, I1 },
|
| 852 |
|
|
{"srl", "d,w,s", 0x00000050, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I1 }, /* srlv */
|
| 853 |
|
|
{"srl", "t,r,<", 0x00000040, 0xfc0007ff, WR_t|RD_s, 0, I1 },
|
| 854 |
|
|
/* ssnop is at the start of the table. */
|
| 855 |
|
|
{"sub", "d,v,t", 0x00000190, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 },
|
| 856 |
|
|
{"sub", "d,v,I", 0, (int) M_SUB_I, INSN_MACRO, 0, I1 },
|
| 857 |
|
|
{"sub.d", "D,V,T", 0x54000170, 0xfc0007ff, WR_D|RD_S|RD_T|FP_D, 0, I1 },
|
| 858 |
|
|
{"sub.s", "D,V,T", 0x54000070, 0xfc0007ff, WR_D|RD_S|RD_T|FP_S, 0, I1 },
|
| 859 |
|
|
{"sub.ps", "D,V,T", 0x54000270, 0xfc0007ff, WR_D|RD_S|RD_T|FP_D, 0, I1 },
|
| 860 |
|
|
{"subu", "md,me,ml", 0x0401, 0xfc01, 0, WR_md|RD_me|RD_ml, I1 },
|
| 861 |
|
|
{"subu", "d,v,t", 0x000001d0, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 },
|
| 862 |
|
|
{"subu", "d,v,I", 0, (int) M_SUBU_I, INSN_MACRO, 0, I1 },
|
| 863 |
|
|
{"suxc1", "D,t(b)", 0x54000188, 0xfc0007ff, SM|RD_t|RD_b|FP_D, RD_D, I1 },
|
| 864 |
|
|
{"sw", "mq,mJ(ml)", 0xe800, 0xfc00, SM, RD_mq|RD_ml, I1 },
|
| 865 |
|
|
{"sw", "mp,mU(ms)", 0xc800, 0xfc00, SM, RD_mp|RD_sp, I1 }, /* swsp */
|
| 866 |
|
|
{"sw", "t,o(b)", 0xf8000000, 0xfc000000, SM|RD_t|RD_b, 0, I1 },
|
| 867 |
|
|
{"sw", "t,A(b)", 0, (int) M_SW_AB, INSN_MACRO, 0, I1 },
|
| 868 |
|
|
{"swc1", "T,o(b)", 0x98000000, 0xfc000000, SM|RD_T|RD_b|FP_S, 0, I1 },
|
| 869 |
|
|
{"swc1", "E,o(b)", 0x98000000, 0xfc000000, SM|RD_T|RD_b|FP_S, 0, I1 },
|
| 870 |
|
|
{"swc1", "T,A(b)", 0, (int) M_SWC1_AB, INSN_MACRO, INSN2_M_FP_S, I1 },
|
| 871 |
|
|
{"swc1", "E,A(b)", 0, (int) M_SWC1_AB, INSN_MACRO, INSN2_M_FP_S, I1 },
|
| 872 |
|
|
{"swc2", "E,~(b)", 0x20008000, 0xfc00f000, SM|RD_C2|RD_b, 0, I1 },
|
| 873 |
|
|
{"swc2", "E,o(b)", 0, (int) M_SWC2_OB, INSN_MACRO, 0, I1 },
|
| 874 |
|
|
{"swc2", "E,A(b)", 0, (int) M_SWC2_AB, INSN_MACRO, 0, I1 },
|
| 875 |
|
|
{"s.s", "T,o(b)", 0x98000000, 0xfc000000, SM|RD_T|RD_b|FP_S, 0, I1 }, /* swc1 */
|
| 876 |
|
|
{"s.s", "T,A(b)", 0, (int) M_SWC1_AB, INSN_MACRO, INSN2_M_FP_S, I1 },
|
| 877 |
|
|
{"swl", "t,~(b)", 0x60008000, 0xfc00f000, SM|RD_t|RD_b, 0, I1 },
|
| 878 |
|
|
{"swl", "t,o(b)", 0, (int) M_SWL_OB, INSN_MACRO, 0, I1 },
|
| 879 |
|
|
{"swl", "t,A(b)", 0, (int) M_SWL_AB, INSN_MACRO, 0, I1 },
|
| 880 |
|
|
{"scache", "t,~(b)", 0x60008000, 0xfc00f000, SM|RD_t|RD_b, 0, I1 }, /* same */
|
| 881 |
|
|
{"scache", "t,o(b)", 0, (int) M_SWL_OB, INSN_MACRO, 0, I1 },
|
| 882 |
|
|
{"scache", "t,A(b)", 0, (int) M_SWL_AB, INSN_MACRO, 0, I1 },
|
| 883 |
|
|
{"swm", "mN,mJ(ms)", 0x4540, 0xffc0, NODS, RD_sp, I1 },
|
| 884 |
|
|
{"swm", "n,~(b)", 0x2000d000, 0xfc00f000, SM|RD_b|NODS, 0, I1 },
|
| 885 |
|
|
{"swm", "n,o(b)", 0, (int) M_SWM_OB, INSN_MACRO, 0, I1 },
|
| 886 |
|
|
{"swm", "n,A(b)", 0, (int) M_SWM_AB, INSN_MACRO, 0, I1 },
|
| 887 |
|
|
{"swp", "t,~(b)", 0x20009000, 0xfc00f000, SM|RD_t|RD_b|NODS, 0, I1 },
|
| 888 |
|
|
{"swp", "t,o(b)", 0, (int) M_SWP_OB, INSN_MACRO, 0, I1 },
|
| 889 |
|
|
{"swp", "t,A(b)", 0, (int) M_SWP_AB, INSN_MACRO, 0, I1 },
|
| 890 |
|
|
{"swr", "t,~(b)", 0x60009000, 0xfc00f000, SM|RD_b|RD_t, 0, I1 },
|
| 891 |
|
|
{"swr", "t,o(b)", 0, (int) M_SWR_OB, INSN_MACRO, 0, I1 },
|
| 892 |
|
|
{"swr", "t,A(b)", 0, (int) M_SWR_AB, INSN_MACRO, 0, I1 },
|
| 893 |
|
|
{"invalidate", "t,~(b)",0x60009000, 0xfc00f000, SM|RD_b|RD_t, 0, I1 }, /* same */
|
| 894 |
|
|
{"invalidate", "t,o(b)",0, (int) M_SWR_OB, INSN_MACRO, 0, I1 },
|
| 895 |
|
|
{"invalidate", "t,A(b)",0, (int) M_SWR_AB, INSN_MACRO, 0, I1 },
|
| 896 |
|
|
{"swxc1", "D,t(b)", 0x54000048, 0xfc0007ff, SM|RD_t|RD_b|FP_S, RD_D, I1 },
|
| 897 |
|
|
{"sync_acquire", "", 0x00116b7c, 0xffffffff, NODS, 0, I1 },
|
| 898 |
|
|
{"sync_mb", "", 0x00106b7c, 0xffffffff, NODS, 0, I1 },
|
| 899 |
|
|
{"sync_release", "", 0x00126b7c, 0xffffffff, NODS, 0, I1 },
|
| 900 |
|
|
{"sync_rmb", "", 0x00136b7c, 0xffffffff, NODS, 0, I1 },
|
| 901 |
|
|
{"sync_wmb", "", 0x00046b7c, 0xffffffff, NODS, 0, I1 },
|
| 902 |
|
|
{"sync", "", 0x00006b7c, 0xffffffff, NODS, 0, I1 },
|
| 903 |
|
|
{"sync", "1", 0x00006b7c, 0xffe0ffff, NODS, 0, I1 },
|
| 904 |
|
|
{"synci", "o(b)", 0x42000000, 0xffe00000, SM|RD_b, 0, I1 },
|
| 905 |
|
|
{"syscall", "", 0x00008b7c, 0xffffffff, TRAP, 0, I1 },
|
| 906 |
|
|
{"syscall", "B", 0x00008b7c, 0xfc00ffff, TRAP, 0, I1 },
|
| 907 |
|
|
{"teqi", "s,j", 0x41c00000, 0xffe00000, RD_s|TRAP, 0, I1 },
|
| 908 |
|
|
{"teq", "s,t", 0x0000003c, 0xfc00ffff, RD_s|RD_t|TRAP, 0, I1 },
|
| 909 |
|
|
{"teq", "s,t,|", 0x0000003c, 0xfc000fff, RD_s|RD_t|TRAP, 0, I1 },
|
| 910 |
|
|
{"teq", "s,j", 0x41c00000, 0xffe00000, RD_s|TRAP, 0, I1 }, /* teqi */
|
| 911 |
|
|
{"teq", "s,I", 0, (int) M_TEQ_I, INSN_MACRO, 0, I1 },
|
| 912 |
|
|
{"tgei", "s,j", 0x41200000, 0xffe00000, RD_s|TRAP, 0, I1 },
|
| 913 |
|
|
{"tge", "s,t", 0x0000023c, 0xfc00ffff, RD_s|RD_t|TRAP, 0, I1 },
|
| 914 |
|
|
{"tge", "s,t,|", 0x0000023c, 0xfc000fff, RD_s|RD_t|TRAP, 0, I1 },
|
| 915 |
|
|
{"tge", "s,j", 0x41200000, 0xffe00000, RD_s|TRAP, 0, I1 }, /* tgei */
|
| 916 |
|
|
{"tge", "s,I", 0, (int) M_TGE_I, INSN_MACRO, 0, I1 },
|
| 917 |
|
|
{"tgeiu", "s,j", 0x41600000, 0xffe00000, RD_s|TRAP, 0, I1 },
|
| 918 |
|
|
{"tgeu", "s,t", 0x0000043c, 0xfc00ffff, RD_s|RD_t|TRAP, 0, I1 },
|
| 919 |
|
|
{"tgeu", "s,t,|", 0x0000043c, 0xfc000fff, RD_s|RD_t|TRAP, 0, I1 },
|
| 920 |
|
|
{"tgeu", "s,j", 0x41600000, 0xffe00000, RD_s|TRAP, 0, I1 }, /* tgeiu */
|
| 921 |
|
|
{"tgeu", "s,I", 0, (int) M_TGEU_I, INSN_MACRO, 0, I1 },
|
| 922 |
|
|
{"tlbp", "", 0x0000037c, 0xffffffff, INSN_TLB, 0, I1 },
|
| 923 |
|
|
{"tlbr", "", 0x0000137c, 0xffffffff, INSN_TLB, 0, I1 },
|
| 924 |
|
|
{"tlbwi", "", 0x0000237c, 0xffffffff, INSN_TLB, 0, I1 },
|
| 925 |
|
|
{"tlbwr", "", 0x0000337c, 0xffffffff, INSN_TLB, 0, I1 },
|
| 926 |
|
|
{"tlti", "s,j", 0x41000000, 0xffe00000, RD_s|TRAP, 0, I1 },
|
| 927 |
|
|
{"tlt", "s,t", 0x0000083c, 0xfc00ffff, RD_s|RD_t|TRAP, 0, I1 },
|
| 928 |
|
|
{"tlt", "s,t,|", 0x0000083c, 0xfc000fff, RD_s|RD_t|TRAP, 0, I1 },
|
| 929 |
|
|
{"tlt", "s,j", 0x41000000, 0xffe00000, RD_s|TRAP, 0, I1 }, /* tlti */
|
| 930 |
|
|
{"tlt", "s,I", 0, (int) M_TLT_I, INSN_MACRO, 0, I1 },
|
| 931 |
|
|
{"tltiu", "s,j", 0x41400000, 0xffe00000, RD_s|TRAP, 0, I1 },
|
| 932 |
|
|
{"tltu", "s,t", 0x00000a3c, 0xfc00ffff, RD_s|RD_t|TRAP, 0, I1 },
|
| 933 |
|
|
{"tltu", "s,t,|", 0x00000a3c, 0xfc000fff, RD_s|RD_t|TRAP, 0, I1 },
|
| 934 |
|
|
{"tltu", "s,j", 0x41400000, 0xffe00000, RD_s|TRAP, 0, I1 }, /* tltiu */
|
| 935 |
|
|
{"tltu", "s,I", 0, (int) M_TLTU_I, INSN_MACRO, 0, I1 },
|
| 936 |
|
|
{"tnei", "s,j", 0x41800000, 0xffe00000, RD_s|TRAP, 0, I1 },
|
| 937 |
|
|
{"tne", "s,t", 0x00000c3c, 0xfc00ffff, RD_s|RD_t|TRAP, 0, I1 },
|
| 938 |
|
|
{"tne", "s,t,|", 0x00000c3c, 0xfc000fff, RD_s|RD_t|TRAP, 0, I1 },
|
| 939 |
|
|
{"tne", "s,j", 0x41800000, 0xffe00000, RD_s|TRAP, 0, I1 }, /* tnei */
|
| 940 |
|
|
{"tne", "s,I", 0, (int) M_TNE_I, INSN_MACRO, 0, I1 },
|
| 941 |
|
|
{"trunc.l.d", "T,S", 0x5400633b, 0xfc00ffff, WR_T|RD_S|FP_D, 0, I1 },
|
| 942 |
|
|
{"trunc.l.s", "T,S", 0x5400233b, 0xfc00ffff, WR_T|RD_S|FP_S|FP_D, 0, I1 },
|
| 943 |
|
|
{"trunc.w.d", "T,S", 0x54006b3b, 0xfc00ffff, WR_T|RD_S|FP_S|FP_D, 0, I1 },
|
| 944 |
|
|
{"trunc.w.s", "T,S", 0x54002b3b, 0xfc00ffff, WR_T|RD_S|FP_S, 0, I1 },
|
| 945 |
|
|
{"uld", "t,o(b)", 0, (int) M_ULD, INSN_MACRO, 0, I3 },
|
| 946 |
|
|
{"uld", "t,A(b)", 0, (int) M_ULD_A, INSN_MACRO, 0, I3 },
|
| 947 |
|
|
{"ulh", "t,o(b)", 0, (int) M_ULH, INSN_MACRO, 0, I1 },
|
| 948 |
|
|
{"ulh", "t,A(b)", 0, (int) M_ULH_A, INSN_MACRO, 0, I1 },
|
| 949 |
|
|
{"ulhu", "t,o(b)", 0, (int) M_ULHU, INSN_MACRO, 0, I1 },
|
| 950 |
|
|
{"ulhu", "t,A(b)", 0, (int) M_ULHU_A, INSN_MACRO, 0, I1 },
|
| 951 |
|
|
{"ulw", "t,o(b)", 0, (int) M_ULW, INSN_MACRO, 0, I1 },
|
| 952 |
|
|
{"ulw", "t,A(b)", 0, (int) M_ULW_A, INSN_MACRO, 0, I1 },
|
| 953 |
|
|
{"usd", "t,o(b)", 0, (int) M_USD, INSN_MACRO, 0, I1 },
|
| 954 |
|
|
{"usd", "t,A(b)", 0, (int) M_USD_A, INSN_MACRO, 0, I1 },
|
| 955 |
|
|
{"ush", "t,o(b)", 0, (int) M_USH, INSN_MACRO, 0, I1 },
|
| 956 |
|
|
{"ush", "t,A(b)", 0, (int) M_USH_A, INSN_MACRO, 0, I1 },
|
| 957 |
|
|
{"usw", "t,o(b)", 0, (int) M_USW, INSN_MACRO, 0, I1 },
|
| 958 |
|
|
{"usw", "t,A(b)", 0, (int) M_USW_A, INSN_MACRO, 0, I1 },
|
| 959 |
|
|
{"wait", "", 0x0000937c, 0xffffffff, NODS, 0, I1 },
|
| 960 |
|
|
{"wait", "B", 0x0000937c, 0xfc00ffff, NODS, 0, I1 },
|
| 961 |
|
|
{"wrpgpr", "t,r", 0x0000f17c, 0xfc00ffff, RD_s, 0, I1 },
|
| 962 |
|
|
{"wsbh", "t,r", 0x00007b3c, 0xfc00ffff, WR_t|RD_s, 0, I1 },
|
| 963 |
|
|
{"xor", "mf,mt,mg", 0x4440, 0xffc0, 0, WR_mf|RD_mf|RD_mg, I1 },
|
| 964 |
|
|
{"xor", "mf,mg,mx", 0x4440, 0xffc0, 0, WR_mf|RD_mf|RD_mg, I1 },
|
| 965 |
|
|
{"xor", "d,v,t", 0x00000310, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 },
|
| 966 |
|
|
{"xor", "t,r,I", 0, (int) M_XOR_I, INSN_MACRO, 0, I1 },
|
| 967 |
|
|
{"xori", "t,r,i", 0x70000000, 0xfc000000, WR_t|RD_s, 0, I1 },
|
| 968 |
|
|
};
|
| 969 |
|
|
|
| 970 |
|
|
const int bfd_micromips_num_opcodes =
|
| 971 |
|
|
((sizeof micromips_opcodes) / (sizeof (micromips_opcodes[0])));
|
