OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [opcodes/] [mips-opc.c] - Blame information for rev 118

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 18 khays
/* mips-opc.c -- MIPS opcode list.
2
   Copyright 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002
3
   2003, 2004, 2005, 2006, 2007, 2008, 2009  Free Software Foundation, Inc.
4
   Contributed by Ralph Campbell and OSF
5
   Commented and modified by Ian Lance Taylor, Cygnus Support
6
   Extended for MIPS32 support by Anders Norlander, and by SiByte, Inc.
7
   MIPS-3D, MDMX, and MIPS32 Release 2 support added by Broadcom
8
   Corporation (SiByte).
9
 
10
   This file is part of the GNU opcodes library.
11
 
12
   This library is free software; you can redistribute it and/or modify
13
   it under the terms of the GNU General Public License as published by
14
   the Free Software Foundation; either version 3, or (at your option)
15
   any later version.
16
 
17
   It is distributed in the hope that it will be useful, but WITHOUT
18
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
19
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
20
   License for more details.
21
 
22
   You should have received a copy of the GNU General Public License
23
   along with this file; see the file COPYING.  If not, write to the
24
   Free Software Foundation, 51 Franklin Street - Fifth Floor, Boston,
25
   MA 02110-1301, USA.  */
26
 
27
#include <stdio.h>
28
#include "sysdep.h"
29
#include "opcode/mips.h"
30
 
31
/* Short hand so the lines aren't too long.  */
32
 
33
#define LDD     INSN_LOAD_MEMORY_DELAY
34
#define LCD     INSN_LOAD_COPROC_DELAY
35
#define UBD     INSN_UNCOND_BRANCH_DELAY
36
#define CBD     INSN_COND_BRANCH_DELAY
37
#define COD     INSN_COPROC_MOVE_DELAY
38
#define CLD     INSN_COPROC_MEMORY_DELAY
39
#define CBL     INSN_COND_BRANCH_LIKELY
40
#define TRAP    INSN_TRAP
41
#define SM      INSN_STORE_MEMORY
42
 
43
#define WR_d    INSN_WRITE_GPR_D
44
#define WR_t    INSN_WRITE_GPR_T
45
#define WR_31   INSN_WRITE_GPR_31
46
#define WR_D    INSN_WRITE_FPR_D
47
#define WR_T    INSN_WRITE_FPR_T
48
#define WR_S    INSN_WRITE_FPR_S
49
#define RD_s    INSN_READ_GPR_S
50
#define RD_b    INSN_READ_GPR_S
51
#define RD_t    INSN_READ_GPR_T
52
#define RD_S    INSN_READ_FPR_S
53
#define RD_T    INSN_READ_FPR_T
54
#define RD_R    INSN_READ_FPR_R
55
#define WR_CC   INSN_WRITE_COND_CODE
56
#define RD_CC   INSN_READ_COND_CODE
57
#define RD_C0   INSN_COP
58
#define RD_C1   INSN_COP
59
#define RD_C2   INSN_COP
60
#define RD_C3   INSN_COP
61
#define WR_C0   INSN_COP
62
#define WR_C1   INSN_COP
63
#define WR_C2   INSN_COP
64
#define WR_C3   INSN_COP
65
#define CP      INSN_COP
66
 
67
#define WR_HI   INSN_WRITE_HI
68
#define RD_HI   INSN_READ_HI
69
#define MOD_HI  WR_HI|RD_HI
70
 
71
#define WR_LO   INSN_WRITE_LO
72
#define RD_LO   INSN_READ_LO
73
#define MOD_LO  WR_LO|RD_LO
74
 
75
#define WR_HILO WR_HI|WR_LO
76
#define RD_HILO RD_HI|RD_LO
77
#define MOD_HILO WR_HILO|RD_HILO
78
 
79
#define IS_M    INSN_MULT
80
 
81
#define WR_MACC INSN2_WRITE_MDMX_ACC
82
#define RD_MACC INSN2_READ_MDMX_ACC
83
 
84
#define I1      INSN_ISA1
85
#define I2      INSN_ISA2
86
#define I3      INSN_ISA3
87
#define I4      INSN_ISA4
88
#define I5      INSN_ISA5
89
#define I32     INSN_ISA32
90
#define I64     INSN_ISA64
91
#define I33     INSN_ISA32R2
92
#define I65     INSN_ISA64R2
93
#define I3_32   INSN_ISA3_32
94
#define I3_33   INSN_ISA3_32R2
95
#define I4_32   INSN_ISA4_32
96
#define I4_33   INSN_ISA4_32R2
97
#define I5_33   INSN_ISA5_32R2
98
 
99
/* MIPS64 MIPS-3D ASE support.  */
100
#define M3D     INSN_MIPS3D
101
 
102
/* MIPS32 SmartMIPS ASE support.  */
103
#define SMT     INSN_SMARTMIPS
104
 
105
/* MIPS64 MDMX ASE support.  */
106
#define MX      INSN_MDMX
107
 
108
#define IL2E    (INSN_LOONGSON_2E)
109
#define IL2F    (INSN_LOONGSON_2F)
110
#define IL3A    (INSN_LOONGSON_3A)
111
 
112
#define P3      INSN_4650
113
#define L1      INSN_4010
114
#define V1      (INSN_4100 | INSN_4111 | INSN_4120)
115
#define T3      INSN_3900
116
#define M1      INSN_10000
117
#define SB1     INSN_SB1
118
#define N411    INSN_4111
119
#define N412    INSN_4120
120
#define N5      (INSN_5400 | INSN_5500)
121
#define N54     INSN_5400
122
#define N55     INSN_5500
123
#define IOCT    INSN_OCTEON
124
#define XLR     INSN_XLR
125
 
126
#define G1      (T3             \
127
                 )
128
 
129
#define G2      (T3             \
130
                 )
131
 
132
#define G3      (I4             \
133
                 )
134
 
135
/* MIPS DSP ASE support.
136
   NOTE:
137
   1. MIPS DSP ASE includes 4 accumulators ($ac0 - $ac3).  $ac0 is the pair
138
   of original HI and LO.  $ac1, $ac2 and $ac3 are new registers, and have
139
   the same structure as $ac0 (HI + LO).  For DSP instructions that write or
140
   read accumulators (that may be $ac0), we add WR_a (WR_HILO) or RD_a
141
   (RD_HILO) attributes, such that HILO dependencies are maintained
142
   conservatively.
143
 
144
   2. For some mul. instructions that use integer registers as destinations
145
   but destroy HI+LO as side-effect, we add WR_HILO to their attributes.
146
 
147
   3. MIPS DSP ASE includes a new DSP control register, which has 6 fields
148
   (ccond, outflag, EFI, c, scount, pos).  Many DSP instructions read or write
149
   certain fields of the DSP control register.  For simplicity, we decide not
150
   to track dependencies of these fields.
151
   However, "bposge32" is a branch instruction that depends on the "pos"
152
   field.  In order to make sure that GAS does not reorder DSP instructions
153
   that writes the "pos" field and "bposge32", we add DSP_VOLA (INSN_TRAP)
154
   attribute to those instructions that write the "pos" field.  */
155
 
156
#define WR_a    WR_HILO /* Write dsp accumulators (reuse WR_HILO)  */
157
#define RD_a    RD_HILO /* Read dsp accumulators (reuse RD_HILO)  */
158
#define MOD_a   WR_a|RD_a
159
#define DSP_VOLA        INSN_TRAP
160
#define D32     INSN_DSP
161
#define D33     INSN_DSPR2
162
#define D64     INSN_DSP64
163
 
164
/* MIPS MT ASE support.  */
165
#define MT32    INSN_MT
166
 
167
/* Loongson support.  */
168
#define WR_z    INSN2_WRITE_GPR_Z
169
#define WR_Z    INSN2_WRITE_FPR_Z
170
#define RD_z    INSN2_READ_GPR_Z
171
#define RD_Z    INSN2_READ_FPR_Z
172
#define RD_d    INSN2_READ_GPR_D
173
 
174
/* The order of overloaded instructions matters.  Label arguments and
175
   register arguments look the same. Instructions that can have either
176
   for arguments must apear in the correct order in this table for the
177
   assembler to pick the right one. In other words, entries with
178
   immediate operands must apear after the same instruction with
179
   registers.
180
 
181
   Because of the lookup algorithm used, entries with the same opcode
182
   name must be contiguous.
183
 
184
   Many instructions are short hand for other instructions (i.e., The
185
   jal <register> instruction is short for jalr <register>).  */
186
 
187
const struct mips_opcode mips_builtin_opcodes[] =
188
{
189
/* These instructions appear first so that the disassembler will find
190
   them first.  The assemblers uses a hash table based on the
191
   instruction name anyhow.  */
192
/* name,    args,       match,      mask,       pinfo,                  pinfo2,         membership */
193
{"pref",    "k,o(b)",   0xcc000000, 0xfc000000, RD_b,                   0,               I4_32|G3        },
194
{"pref",    "k,A(b)",   0,    (int) M_PREF_AB,   INSN_MACRO,             0,               I4_32|G3        },
195
{"prefx",   "h,t(b)",   0x4c00000f, 0xfc0007ff, RD_b|RD_t|FP_S,         0,               I4_33   },
196
{"nop",     "",         0x00000000, 0xffffffff, 0,               INSN2_ALIAS,    I1      }, /* sll */
197
{"ssnop",   "",         0x00000040, 0xffffffff, 0,               INSN2_ALIAS,    I1      }, /* sll */
198
{"ehb",     "",         0x000000c0, 0xffffffff, 0,               INSN2_ALIAS,    I1      }, /* sll */
199
{"li",      "t,j",      0x24000000, 0xffe00000, WR_t,                   INSN2_ALIAS,    I1      }, /* addiu */
200
{"li",      "t,i",      0x34000000, 0xffe00000, WR_t,                   INSN2_ALIAS,    I1      }, /* ori */
201
{"li",      "t,I",      0,    (int) M_LI,        INSN_MACRO,             0,               I1      },
202
{"move",    "d,s",      0,    (int) M_MOVE,      INSN_MACRO,             0,               I1      },
203
{"move",    "d,s",      0x0000002d, 0xfc1f07ff, WR_d|RD_s,              INSN2_ALIAS,    I3      },/* daddu */
204
{"move",    "d,s",      0x00000021, 0xfc1f07ff, WR_d|RD_s,              INSN2_ALIAS,    I1      },/* addu */
205
{"move",    "d,s",      0x00000025, 0xfc1f07ff, WR_d|RD_s,              INSN2_ALIAS,    I1      },/* or */
206
{"b",       "p",        0x10000000, 0xffff0000, UBD,                    INSN2_ALIAS,    I1      },/* beq 0,0 */
207
{"b",       "p",        0x04010000, 0xffff0000, UBD,                    INSN2_ALIAS,    I1      },/* bgez 0 */
208
{"bal",     "p",        0x04110000, 0xffff0000, UBD|WR_31,              INSN2_ALIAS,    I1      },/* bgezal 0*/
209
 
210
/* Loongson specific instructions.  Loongson 3A redefines the Coprocessor 2
211
   instructions.  Put them here so that disassembler will find them first.
212
   The assemblers uses a hash table based on the instruction name anyhow.  */
213
{"campi",       "d,s",          0x70000075,     0xfc1f07ff,     WR_d|RD_s,      0,       IL3A    },
214
{"campv",       "d,s",          0x70000035,     0xfc1f07ff,     WR_d|RD_s,      0,       IL3A    },
215
{"camwi",       "d,s,t",        0x700000b5,     0xfc0007ff,     RD_s|RD_t,      RD_d,   IL3A    },
216
{"ramri",       "d,s",          0x700000f5,     0xfc1f07ff,     WR_d|RD_s,      0,       IL3A    },
217
{"gsle",        "s,t",          0x70000026,     0xfc00ffff,     RD_s|RD_t,      0,       IL3A    },
218
{"gsgt",        "s,t",          0x70000027,     0xfc00ffff,     RD_s|RD_t,      0,       IL3A    },
219
{"gslble",      "t,b,d",        0xc8000010,     0xfc0007ff,     WR_t|RD_b|LDD,  RD_d,   IL3A    },
220
{"gslbgt",      "t,b,d",        0xc8000011,     0xfc0007ff,     WR_t|RD_b|LDD,  RD_d,   IL3A    },
221
{"gslhle",      "t,b,d",        0xc8000012,     0xfc0007ff,     WR_t|RD_b|LDD,  RD_d,   IL3A    },
222
{"gslhgt",      "t,b,d",        0xc8000013,     0xfc0007ff,     WR_t|RD_b|LDD,  RD_d,   IL3A    },
223
{"gslwle",      "t,b,d",        0xc8000014,     0xfc0007ff,     WR_t|RD_b|LDD,  RD_d,   IL3A    },
224
{"gslwgt",      "t,b,d",        0xc8000015,     0xfc0007ff,     WR_t|RD_b|LDD,  RD_d,   IL3A    },
225
{"gsldle",      "t,b,d",        0xc8000016,     0xfc0007ff,     WR_t|RD_b|LDD,  RD_d,   IL3A    },
226
{"gsldgt",      "t,b,d",        0xc8000017,     0xfc0007ff,     WR_t|RD_b|LDD,  RD_d,   IL3A    },
227
{"gssble",      "t,b,d",        0xe8000010,     0xfc0007ff,     RD_t|RD_b|SM,   RD_d,   IL3A    },
228
{"gssbgt",      "t,b,d",        0xe8000011,     0xfc0007ff,     RD_t|RD_b|SM,   RD_d,   IL3A    },
229
{"gsshle",      "t,b,d",        0xe8000012,     0xfc0007ff,     RD_t|RD_b|SM,   RD_d,   IL3A    },
230
{"gsshgt",      "t,b,d",        0xe8000013,     0xfc0007ff,     RD_t|RD_b|SM,   RD_d,   IL3A    },
231
{"gsswle",      "t,b,d",        0xe8000014,     0xfc0007ff,     RD_t|RD_b|SM,   RD_d,   IL3A    },
232
{"gsswgt",      "t,b,d",        0xe8000015,     0xfc0007ff,     RD_t|RD_b|SM,   RD_d,   IL3A    },
233
{"gssdle",      "t,b,d",        0xe8000016,     0xfc0007ff,     RD_t|RD_b|SM,   RD_d,   IL3A    },
234
{"gssdgt",      "t,b,d",        0xe8000017,     0xfc0007ff,     RD_t|RD_b|SM,   RD_d,   IL3A    },
235
{"gslwlec1",    "T,b,d",        0xc8000018,     0xfc0007ff,     WR_T|RD_b|LDD,  RD_d,   IL3A    },
236
{"gslwgtc1",    "T,b,d",        0xc8000019,     0xfc0007ff,     WR_T|RD_b|LDD,  RD_d,   IL3A    },
237
{"gsldlec1",    "T,b,d",        0xc800001a,     0xfc0007ff,     WR_T|RD_b|LDD,  RD_d,   IL3A    },
238
{"gsldgtc1",    "T,b,d",        0xc800001b,     0xfc0007ff,     WR_T|RD_b|LDD,  RD_d,   IL3A    },
239
{"gsswlec1",    "T,b,d",        0xe800001c,     0xfc0007ff,     RD_T|RD_b|SM,   RD_d,   IL3A    },
240
{"gsswgtc1",    "T,b,d",        0xe800001d,     0xfc0007ff,     RD_T|RD_b|SM,   RD_d,   IL3A    },
241
{"gssdlec1",    "T,b,d",        0xe800001e,     0xfc0007ff,     RD_T|RD_b|SM,   RD_d,   IL3A    },
242
{"gssdgtc1",    "T,b,d",        0xe800001f,     0xfc0007ff,     RD_T|RD_b|SM,   RD_d,   IL3A    },
243
{"gslwlc1",     "T,+a(b)",      0xc8000004,     0xfc00c03f,     WR_T|RD_b|LDD,  0,       IL3A    },
244
{"gslwrc1",     "T,+a(b)",      0xc8000005,     0xfc00c03f,     WR_T|RD_b|LDD,  0,       IL3A    },
245
{"gsldlc1",     "T,+a(b)",      0xc8000006,     0xfc00c03f,     WR_T|RD_b|LDD,  0,       IL3A    },
246
{"gsldrc1",     "T,+a(b)",      0xc8000007,     0xfc00c03f,     WR_T|RD_b|LDD,  0,       IL3A    },
247
{"gsswlc1",     "T,+a(b)",      0xe8000004,     0xfc00c03f,     RD_T|RD_b|SM,   0,       IL3A    },
248
{"gsswrc1",     "T,+a(b)",      0xe8000005,     0xfc00c03f,     RD_T|RD_b|SM,   0,       IL3A    },
249
{"gssdlc1",     "T,+a(b)",      0xe8000006,     0xfc00c03f,     RD_T|RD_b|SM,   0,       IL3A    },
250
{"gssdrc1",     "T,+a(b)",      0xe8000007,     0xfc00c03f,     RD_T|RD_b|SM,   0,       IL3A    },
251
{"gslbx",       "t,+b(b,d)",    0xd8000000,     0xfc000007,     WR_t|RD_b|LDD,  RD_d,   IL3A    },
252
{"gslhx",       "t,+b(b,d)",    0xd8000001,     0xfc000007,     WR_t|RD_b|LDD,  RD_d,   IL3A    },
253
{"gslwx",       "t,+b(b,d)",    0xd8000002,     0xfc000007,     WR_t|RD_b|LDD,  RD_d,   IL3A    },
254
{"gsldx",       "t,+b(b,d)",    0xd8000003,     0xfc000007,     WR_t|RD_b|LDD,  RD_d,   IL3A    },
255
{"gssbx",       "t,+b(b,d)",    0xf8000000,     0xfc000007,     RD_t|RD_b|SM,   RD_d,   IL3A    },
256
{"gsshx",       "t,+b(b,d)",    0xf8000001,     0xfc000007,     RD_t|RD_b|SM,   RD_d,   IL3A    },
257
{"gsswx",       "t,+b(b,d)",    0xf8000002,     0xfc000007,     RD_t|RD_b|SM,   RD_d,   IL3A    },
258
{"gssdx",       "t,+b(b,d)",    0xf8000003,     0xfc000007,     RD_t|RD_b|SM,   RD_d,   IL3A    },
259
{"gslwxc1",     "T,+b(b,d)",    0xd8000006,     0xfc000007,     WR_T|RD_b|LDD,  RD_d,   IL3A    },
260
{"gsldxc1",     "T,+b(b,d)",    0xd8000007,     0xfc000007,     WR_T|RD_b|LDD,  RD_d,   IL3A    },
261
{"gsswxc1",     "T,+b(b,d)",    0xf8000006,     0xfc000007,     RD_T|RD_b|SM,   RD_d,   IL3A    },
262
{"gssdxc1",     "T,+b(b,d)",    0xf8000007,     0xfc000007,     RD_T|RD_b|SM,   RD_d,   IL3A    },
263
{"gslq",        "+z,t,+c(b)",   0xc8000020,     0xfc008020,     WR_t|RD_b|LDD,  WR_z,   IL3A    },
264
{"gssq",        "+z,t,+c(b)",   0xe8000020,     0xfc008020,     RD_t|RD_b|SM,   RD_z,   IL3A    },
265
{"gslqc1",      "+Z,T,+c(b)",   0xc8008020,     0xfc008020,     WR_T|RD_b|LDD,  WR_Z,   IL3A    },
266
{"gssqc1",      "+Z,T,+c(b)",   0xe8008020,     0xfc008020,     RD_T|RD_b|SM,   RD_Z,   IL3A    },
267
 
268
{"abs",     "d,v",      0,    (int) M_ABS,       INSN_MACRO,             0,               I1      },
269
{"abs.s",   "D,V",      0x46000005, 0xffff003f, WR_D|RD_S|FP_S,         0,               I1      },
270
{"abs.d",   "D,V",      0x46200005, 0xffff003f, WR_D|RD_S|FP_D,         0,               I1      },
271
{"abs.ps",  "D,V",      0x46c00005, 0xffff003f, WR_D|RD_S|FP_D,         0,               I5_33|IL2F      },
272
{"abs.ps",  "D,V",      0x45600005, 0xffff003f, WR_D|RD_S|FP_D,         0,               IL2E    },
273
{"add",     "d,v,t",    0x00000020, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I1      },
274
{"add",     "t,r,I",    0,    (int) M_ADD_I,     INSN_MACRO,             0,               I1      },
275
{"add", "D,S,T",        0x45c00000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_S,    0,       IL2E    },
276
{"add", "D,S,T",        0x4b40000c,     0xffe0003f,     RD_S|RD_T|WR_D|FP_S,    0,       IL2F|IL3A       },
277
{"add.s",   "D,V,T",    0x46000000, 0xffe0003f, WR_D|RD_S|RD_T|FP_S,    0,               I1      },
278
{"add.d",   "D,V,T",    0x46200000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,               I1      },
279
{"add.ob",  "X,Y,Q",    0x7800000b, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX|SB1  },
280
{"add.ob",  "D,S,T",    0x4ac0000b, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
281
{"add.ob",  "D,S,T[e]", 0x4800000b, 0xfe20003f, WR_D|RD_S|RD_T,         0,               N54     },
282
{"add.ob",  "D,S,k",    0x4bc0000b, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
283
{"add.ps",  "D,V,T",    0x46c00000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,               I5_33|IL2F      },
284
{"add.ps",  "D,V,T",    0x45600000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,               IL2E    },
285
{"add.qh",  "X,Y,Q",    0x7820000b, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX      },
286
{"adda.ob", "Y,Q",      0x78000037, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,        MX|SB1  },
287
{"adda.qh", "Y,Q",      0x78200037, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,        MX      },
288
{"addi",    "t,r,j",    0x20000000, 0xfc000000, WR_t|RD_s,              0,               I1      },
289
{"addiu",   "t,r,j",    0x24000000, 0xfc000000, WR_t|RD_s,              0,               I1      },
290
{"addl.ob", "Y,Q",      0x78000437, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,        MX|SB1  },
291
{"addl.qh", "Y,Q",      0x78200437, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,        MX      },
292
{"addr.ps", "D,S,T",    0x46c00018, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,               M3D     },
293
{"addu",    "d,v,t",    0x00000021, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I1      },
294
{"addu",    "t,r,I",    0,    (int) M_ADDU_I,    INSN_MACRO,             0,               I1      },
295
{"addu",        "D,S,T",        0x45800000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_S,    0,       IL2E    },
296
{"addu",        "D,S,T",        0x4b00000c,     0xffe0003f,     RD_S|RD_T|WR_D|FP_S,    0,       IL2F|IL3A       },
297
{"alni.ob", "X,Y,Z,O",  0x78000018, 0xff00003f, WR_D|RD_S|RD_T|FP_D,    0,               MX|SB1  },
298
{"alni.ob", "D,S,T,%",  0x48000018, 0xff00003f, WR_D|RD_S|RD_T,         0,               N54     },
299
{"alni.qh", "X,Y,Z,O",  0x7800001a, 0xff00003f, WR_D|RD_S|RD_T|FP_D,    0,               MX      },
300
{"alnv.ps", "D,V,T,s",  0x4c00001e, 0xfc00003f, WR_D|RD_S|RD_T|RD_s|FP_D, 0,             I5_33   },
301
{"alnv.ob", "X,Y,Z,s",  0x78000019, 0xfc00003f, WR_D|RD_S|RD_T|RD_s|FP_D, 0,             MX|SB1  },
302
{"alnv.qh", "X,Y,Z,s",  0x7800001b, 0xfc00003f, WR_D|RD_S|RD_T|RD_s|FP_D, 0,             MX      },
303
{"and",     "d,v,t",    0x00000024, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I1      },
304
{"and",     "t,r,I",    0,    (int) M_AND_I,     INSN_MACRO,             0,               I1      },
305
{"and", "D,S,T",        0x47c00002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
306
{"and", "D,S,T",        0x4bc00002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
307
{"and.ob",  "X,Y,Q",    0x7800000c, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX|SB1  },
308
{"and.ob",  "D,S,T",    0x4ac0000c, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
309
{"and.ob",  "D,S,T[e]", 0x4800000c, 0xfe20003f, WR_D|RD_S|RD_T,         0,               N54     },
310
{"and.ob",  "D,S,k",    0x4bc0000c, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
311
{"and.qh",  "X,Y,Q",    0x7820000c, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX      },
312
{"andi",    "t,r,i",    0x30000000, 0xfc000000, WR_t|RD_s,              0,               I1      },
313
{"baddu",   "d,v,t",    0x70000028, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               IOCT    },
314
/* b is at the top of the table.  */
315
/* bal is at the top of the table.  */
316
{"bbit032", "s,+x,p",   0xd8000000, 0xfc000000, RD_s|CBD,               0,               IOCT    },
317
{"bbit0",   "s,+X,p",   0xd8000000, 0xfc000000, RD_s|CBD,               0,               IOCT    }, /* bbit032 */
318
{"bbit0",   "s,+x,p",   0xc8000000, 0xfc000000, RD_s|CBD,               0,               IOCT    },
319
{"bbit132", "s,+x,p",   0xf8000000, 0xfc000000, RD_s|CBD,               0,               IOCT    },
320
{"bbit1",   "s,+X,p",   0xf8000000, 0xfc000000, RD_s|CBD,               0,               IOCT    }, /* bbit132 */
321
{"bbit1",   "s,+x,p",   0xe8000000, 0xfc000000, RD_s|CBD,               0,               IOCT    },
322
/* bc0[tf]l? are at the bottom of the table.  */
323
{"bc1any2f", "N,p",     0x45200000, 0xffe30000, CBD|RD_CC|FP_S,         0,               M3D     },
324
{"bc1any2t", "N,p",     0x45210000, 0xffe30000, CBD|RD_CC|FP_S,         0,               M3D     },
325
{"bc1any4f", "N,p",     0x45400000, 0xffe30000, CBD|RD_CC|FP_S,         0,               M3D     },
326
{"bc1any4t", "N,p",     0x45410000, 0xffe30000, CBD|RD_CC|FP_S,         0,               M3D     },
327
{"bc1f",    "p",        0x45000000, 0xffff0000, CBD|RD_CC|FP_S,         0,               I1      },
328
{"bc1f",    "N,p",      0x45000000, 0xffe30000, CBD|RD_CC|FP_S,         0,               I4_32   },
329
{"bc1fl",   "p",        0x45020000, 0xffff0000, CBL|RD_CC|FP_S,         0,               I2|T3   },
330
{"bc1fl",   "N,p",      0x45020000, 0xffe30000, CBL|RD_CC|FP_S,         0,               I4_32   },
331
{"bc1t",    "p",        0x45010000, 0xffff0000, CBD|RD_CC|FP_S,         0,               I1      },
332
{"bc1t",    "N,p",      0x45010000, 0xffe30000, CBD|RD_CC|FP_S,         0,               I4_32   },
333
{"bc1tl",   "p",        0x45030000, 0xffff0000, CBL|RD_CC|FP_S,         0,               I2|T3   },
334
{"bc1tl",   "N,p",      0x45030000, 0xffe30000, CBL|RD_CC|FP_S,         0,               I4_32   },
335
/* bc2* are at the bottom of the table.  */
336
/* bc3* are at the bottom of the table.  */
337
{"beqz",    "s,p",      0x10000000, 0xfc1f0000, CBD|RD_s,               0,               I1      },
338
{"beqzl",   "s,p",      0x50000000, 0xfc1f0000, CBL|RD_s,               0,               I2|T3   },
339
{"beq",     "s,t,p",    0x10000000, 0xfc000000, CBD|RD_s|RD_t,          0,               I1      },
340
{"beq",     "s,I,p",    0,    (int) M_BEQ_I,     INSN_MACRO,             0,               I1      },
341
{"beql",    "s,t,p",    0x50000000, 0xfc000000, CBL|RD_s|RD_t,          0,               I2|T3   },
342
{"beql",    "s,I,p",    0,    (int) M_BEQL_I,    INSN_MACRO,             0,               I2|T3   },
343
{"bge",     "s,t,p",    0,    (int) M_BGE,       INSN_MACRO,             0,               I1      },
344
{"bge",     "s,I,p",    0,    (int) M_BGE_I,     INSN_MACRO,             0,               I1      },
345
{"bgel",    "s,t,p",    0,    (int) M_BGEL,      INSN_MACRO,             0,               I2|T3   },
346
{"bgel",    "s,I,p",    0,    (int) M_BGEL_I,    INSN_MACRO,             0,               I2|T3   },
347
{"bgeu",    "s,t,p",    0,    (int) M_BGEU,      INSN_MACRO,             0,               I1      },
348
{"bgeu",    "s,I,p",    0,    (int) M_BGEU_I,    INSN_MACRO,             0,               I1      },
349
{"bgeul",   "s,t,p",    0,    (int) M_BGEUL,     INSN_MACRO,             0,               I2|T3   },
350
{"bgeul",   "s,I,p",    0,    (int) M_BGEUL_I,   INSN_MACRO,             0,               I2|T3   },
351
{"bgez",    "s,p",      0x04010000, 0xfc1f0000, CBD|RD_s,               0,               I1      },
352
{"bgezl",   "s,p",      0x04030000, 0xfc1f0000, CBL|RD_s,               0,               I2|T3   },
353
{"bgezal",  "s,p",      0x04110000, 0xfc1f0000, CBD|RD_s|WR_31,         0,               I1      },
354
{"bgezall", "s,p",      0x04130000, 0xfc1f0000, CBL|RD_s|WR_31,         0,               I2|T3   },
355
{"bgt",     "s,t,p",    0,    (int) M_BGT,       INSN_MACRO,             0,               I1      },
356
{"bgt",     "s,I,p",    0,    (int) M_BGT_I,     INSN_MACRO,             0,               I1      },
357
{"bgtl",    "s,t,p",    0,    (int) M_BGTL,      INSN_MACRO,             0,               I2|T3   },
358
{"bgtl",    "s,I,p",    0,    (int) M_BGTL_I,    INSN_MACRO,             0,               I2|T3   },
359
{"bgtu",    "s,t,p",    0,    (int) M_BGTU,      INSN_MACRO,             0,               I1      },
360
{"bgtu",    "s,I,p",    0,    (int) M_BGTU_I,    INSN_MACRO,             0,               I1      },
361
{"bgtul",   "s,t,p",    0,    (int) M_BGTUL,     INSN_MACRO,             0,               I2|T3   },
362
{"bgtul",   "s,I,p",    0,    (int) M_BGTUL_I,   INSN_MACRO,             0,               I2|T3   },
363
{"bgtz",    "s,p",      0x1c000000, 0xfc1f0000, CBD|RD_s,               0,               I1      },
364
{"bgtzl",   "s,p",      0x5c000000, 0xfc1f0000, CBL|RD_s,               0,               I2|T3   },
365
{"ble",     "s,t,p",    0,    (int) M_BLE,       INSN_MACRO,             0,               I1      },
366
{"ble",     "s,I,p",    0,    (int) M_BLE_I,     INSN_MACRO,             0,               I1      },
367
{"blel",    "s,t,p",    0,    (int) M_BLEL,      INSN_MACRO,             0,               I2|T3   },
368
{"blel",    "s,I,p",    0,    (int) M_BLEL_I,    INSN_MACRO,             0,               I2|T3   },
369
{"bleu",    "s,t,p",    0,    (int) M_BLEU,      INSN_MACRO,             0,               I1      },
370
{"bleu",    "s,I,p",    0,    (int) M_BLEU_I,    INSN_MACRO,             0,               I1      },
371
{"bleul",   "s,t,p",    0,    (int) M_BLEUL,     INSN_MACRO,             0,               I2|T3   },
372
{"bleul",   "s,I,p",    0,    (int) M_BLEUL_I,   INSN_MACRO,             0,               I2|T3   },
373
{"blez",    "s,p",      0x18000000, 0xfc1f0000, CBD|RD_s,               0,               I1      },
374
{"blezl",   "s,p",      0x58000000, 0xfc1f0000, CBL|RD_s,               0,               I2|T3   },
375
{"blt",     "s,t,p",    0,    (int) M_BLT,       INSN_MACRO,             0,               I1      },
376
{"blt",     "s,I,p",    0,    (int) M_BLT_I,     INSN_MACRO,             0,               I1      },
377
{"bltl",    "s,t,p",    0,    (int) M_BLTL,      INSN_MACRO,             0,               I2|T3   },
378
{"bltl",    "s,I,p",    0,    (int) M_BLTL_I,    INSN_MACRO,             0,               I2|T3   },
379
{"bltu",    "s,t,p",    0,    (int) M_BLTU,      INSN_MACRO,             0,               I1      },
380
{"bltu",    "s,I,p",    0,    (int) M_BLTU_I,    INSN_MACRO,             0,               I1      },
381
{"bltul",   "s,t,p",    0,    (int) M_BLTUL,     INSN_MACRO,             0,               I2|T3   },
382
{"bltul",   "s,I,p",    0,    (int) M_BLTUL_I,   INSN_MACRO,             0,               I2|T3   },
383
{"bltz",    "s,p",      0x04000000, 0xfc1f0000, CBD|RD_s,               0,               I1      },
384
{"bltzl",   "s,p",      0x04020000, 0xfc1f0000, CBL|RD_s,               0,               I2|T3   },
385
{"bltzal",  "s,p",      0x04100000, 0xfc1f0000, CBD|RD_s|WR_31,         0,               I1      },
386
{"bltzall", "s,p",      0x04120000, 0xfc1f0000, CBL|RD_s|WR_31,         0,               I2|T3   },
387
{"bnez",    "s,p",      0x14000000, 0xfc1f0000, CBD|RD_s,               0,               I1      },
388
{"bnezl",   "s,p",      0x54000000, 0xfc1f0000, CBL|RD_s,               0,               I2|T3   },
389
{"bne",     "s,t,p",    0x14000000, 0xfc000000, CBD|RD_s|RD_t,          0,               I1      },
390
{"bne",     "s,I,p",    0,    (int) M_BNE_I,     INSN_MACRO,             0,               I1      },
391
{"bnel",    "s,t,p",    0x54000000, 0xfc000000, CBL|RD_s|RD_t,          0,               I2|T3   },
392
{"bnel",    "s,I,p",    0,    (int) M_BNEL_I,    INSN_MACRO,             0,               I2|T3   },
393
{"break",   "",         0x0000000d, 0xffffffff, TRAP,                   0,               I1      },
394
{"break",   "c",        0x0000000d, 0xfc00ffff, TRAP,                   0,               I1      },
395
{"break",   "c,q",      0x0000000d, 0xfc00003f, TRAP,                   0,               I1      },
396
{"c.f.d",   "S,T",      0x46200030, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I1      },
397
{"c.f.d",   "M,S,T",    0x46200030, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I4_32   },
398
{"c.f.s",   "S,T",      0x46000030, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,               I1      },
399
{"c.f.s",   "M,S,T",    0x46000030, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               I4_32   },
400
{"c.f.ps",  "S,T",      0x46c00030, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33|IL2F      },
401
{"c.f.ps",  "S,T",      0x45600030, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               IL2E    },
402
{"c.f.ps",  "M,S,T",    0x46c00030, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33   },
403
{"c.un.d",  "S,T",      0x46200031, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I1      },
404
{"c.un.d",  "M,S,T",    0x46200031, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I4_32   },
405
{"c.un.s",  "S,T",      0x46000031, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,               I1      },
406
{"c.un.s",  "M,S,T",    0x46000031, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               I4_32   },
407
{"c.un.ps", "S,T",      0x46c00031, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33|IL2F      },
408
{"c.un.ps", "S,T",      0x45600031, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               IL2E    },
409
{"c.un.ps", "M,S,T",    0x46c00031, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33   },
410
{"c.eq.d",  "S,T",      0x46200032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I1      },
411
{"c.eq.d",  "M,S,T",    0x46200032, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I4_32   },
412
{"c.eq.s",  "S,T",      0x46000032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,               I1      },
413
{"c.eq.s",  "M,S,T",    0x46000032, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               I4_32   },
414
{"c.eq.ob", "Y,Q",      0x78000001, 0xfc2007ff, WR_CC|RD_S|RD_T|FP_D,   0,               MX|SB1  },
415
{"c.eq.ob", "S,T",      0x4ac00001, 0xffe007ff, WR_CC|RD_S|RD_T,        0,               N54     },
416
{"c.eq.ob", "S,T[e]",   0x48000001, 0xfe2007ff, WR_CC|RD_S|RD_T,        0,               N54     },
417
{"c.eq.ob", "S,k",      0x4bc00001, 0xffe007ff, WR_CC|RD_S|RD_T,        0,               N54     },
418
{"c.eq.ps", "S,T",      0x46c00032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33|IL2F      },
419
{"c.eq.ps", "S,T",      0x45600032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               IL2E    },
420
{"c.eq.ps", "M,S,T",    0x46c00032, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33   },
421
{"c.eq.qh", "Y,Q",      0x78200001, 0xfc2007ff, WR_CC|RD_S|RD_T|FP_D,   0,               MX      },
422
{"c.ueq.d", "S,T",      0x46200033, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I1      },
423
{"c.ueq.d", "M,S,T",    0x46200033, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I4_32   },
424
{"c.ueq.s", "S,T",      0x46000033, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,               I1      },
425
{"c.ueq.s", "M,S,T",    0x46000033, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               I4_32   },
426
{"c.ueq.ps","S,T",      0x46c00033, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33|IL2F      },
427
{"c.ueq.ps","S,T",      0x45600033, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               IL2E    },
428
{"c.ueq.ps","M,S,T",    0x46c00033, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33   },
429
{"c.olt.d", "S,T",      0x46200034, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I1      },
430
{"c.olt.d", "M,S,T",    0x46200034, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I4_32   },
431
{"c.olt.s", "S,T",      0x46000034, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,               I1      },
432
{"c.olt.s", "M,S,T",    0x46000034, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               I4_32   },
433
{"c.olt.ps","S,T",      0x46c00034, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33|IL2F      },
434
{"c.olt.ps","S,T",      0x45600034, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               IL2E    },
435
{"c.olt.ps","M,S,T",    0x46c00034, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33   },
436
{"c.ult.d", "S,T",      0x46200035, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I1      },
437
{"c.ult.d", "M,S,T",    0x46200035, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I4_32   },
438
{"c.ult.s", "S,T",      0x46000035, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,               I1      },
439
{"c.ult.s", "M,S,T",    0x46000035, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               I4_32   },
440
{"c.ult.ps","S,T",      0x46c00035, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33|IL2F      },
441
{"c.ult.ps","S,T",      0x45600035, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               IL2E    },
442
{"c.ult.ps","M,S,T",    0x46c00035, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33   },
443
{"c.ole.d", "S,T",      0x46200036, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I1      },
444
{"c.ole.d", "M,S,T",    0x46200036, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I4_32   },
445
{"c.ole.s", "S,T",      0x46000036, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,               I1      },
446
{"c.ole.s", "M,S,T",    0x46000036, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               I4_32   },
447
{"c.ole.ps","S,T",      0x46c00036, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33|IL2F      },
448
{"c.ole.ps","S,T",      0x45600036, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               IL2E    },
449
{"c.ole.ps","M,S,T",    0x46c00036, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33   },
450
{"c.ule.d", "S,T",      0x46200037, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I1      },
451
{"c.ule.d", "M,S,T",    0x46200037, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I4_32   },
452
{"c.ule.s", "S,T",      0x46000037, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,               I1      },
453
{"c.ule.s", "M,S,T",    0x46000037, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               I4_32   },
454
{"c.ule.ps","S,T",      0x46c00037, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33|IL2F      },
455
{"c.ule.ps","S,T",      0x45600037, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               IL2E    },
456
{"c.ule.ps","M,S,T",    0x46c00037, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33   },
457
{"c.sf.d",  "S,T",      0x46200038, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I1      },
458
{"c.sf.d",  "M,S,T",    0x46200038, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I4_32   },
459
{"c.sf.s",  "S,T",      0x46000038, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,               I1      },
460
{"c.sf.s",  "M,S,T",    0x46000038, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               I4_32   },
461
{"c.sf.ps", "S,T",      0x46c00038, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33|IL2F      },
462
{"c.sf.ps", "S,T",      0x45600038, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               IL2E    },
463
{"c.sf.ps", "M,S,T",    0x46c00038, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33   },
464
{"c.ngle.d","S,T",      0x46200039, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I1      },
465
{"c.ngle.d","M,S,T",    0x46200039, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I4_32   },
466
{"c.ngle.s","S,T",      0x46000039, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,               I1      },
467
{"c.ngle.s","M,S,T",    0x46000039, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               I4_32   },
468
{"c.ngle.ps","S,T",     0x46c00039, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33|IL2F      },
469
{"c.ngle.ps","S,T",     0x45600039, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               IL2E    },
470
{"c.ngle.ps","M,S,T",   0x46c00039, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33   },
471
{"c.seq.d", "S,T",      0x4620003a, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I1      },
472
{"c.seq.d", "M,S,T",    0x4620003a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I4_32   },
473
{"c.seq.s", "S,T",      0x4600003a, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,               I1      },
474
{"c.seq.s", "M,S,T",    0x4600003a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               I4_32   },
475
{"c.seq.ps","S,T",      0x46c0003a, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33|IL2F      },
476
{"c.seq.ps","S,T",      0x4560003a, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               IL2E    },
477
{"c.seq.ps","M,S,T",    0x46c0003a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33   },
478
{"c.ngl.d", "S,T",      0x4620003b, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I1      },
479
{"c.ngl.d", "M,S,T",    0x4620003b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I4_32   },
480
{"c.ngl.s", "S,T",      0x4600003b, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,               I1      },
481
{"c.ngl.s", "M,S,T",    0x4600003b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               I4_32   },
482
{"c.ngl.ps","S,T",      0x46c0003b, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33|IL2F      },
483
{"c.ngl.ps","S,T",      0x4560003b, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               IL2E    },
484
{"c.ngl.ps","M,S,T",    0x46c0003b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33   },
485
{"c.lt.d",  "S,T",      0x4620003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I1      },
486
{"c.lt.d",  "M,S,T",    0x4620003c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I4_32   },
487
{"c.lt.s",  "S,T",      0x4600003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,               I1      },
488
{"c.lt.s",  "M,S,T",    0x4600003c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               I4_32   },
489
{"c.lt.ob", "Y,Q",      0x78000004, 0xfc2007ff, WR_CC|RD_S|RD_T|FP_D,   0,               MX|SB1  },
490
{"c.lt.ob", "S,T",      0x4ac00004, 0xffe007ff, WR_CC|RD_S|RD_T,        0,               N54     },
491
{"c.lt.ob", "S,T[e]",   0x48000004, 0xfe2007ff, WR_CC|RD_S|RD_T,        0,               N54     },
492
{"c.lt.ob", "S,k",      0x4bc00004, 0xffe007ff, WR_CC|RD_S|RD_T,        0,               N54     },
493
{"c.lt.ps", "S,T",      0x46c0003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33|IL2F      },
494
{"c.lt.ps", "S,T",      0x4560003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               IL2E    },
495
{"c.lt.ps", "M,S,T",    0x46c0003c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33   },
496
{"c.lt.qh", "Y,Q",      0x78200004, 0xfc2007ff, WR_CC|RD_S|RD_T|FP_D,   0,               MX      },
497
{"c.nge.d", "S,T",      0x4620003d, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I1      },
498
{"c.nge.d", "M,S,T",    0x4620003d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I4_32   },
499
{"c.nge.s", "S,T",      0x4600003d, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,               I1      },
500
{"c.nge.s", "M,S,T",    0x4600003d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               I4_32   },
501
{"c.nge.ps","S,T",      0x46c0003d, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33|IL2F      },
502
{"c.nge.ps","S,T",      0x4560003d, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               IL2E    },
503
{"c.nge.ps","M,S,T",    0x46c0003d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33   },
504
{"c.le.d",  "S,T",      0x4620003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I1      },
505
{"c.le.d",  "M,S,T",    0x4620003e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I4_32   },
506
{"c.le.s",  "S,T",      0x4600003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,               I1      },
507
{"c.le.s",  "M,S,T",    0x4600003e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               I4_32   },
508
{"c.le.ob", "Y,Q",      0x78000005, 0xfc2007ff, WR_CC|RD_S|RD_T|FP_D,   0,               MX|SB1  },
509
{"c.le.ob", "S,T",      0x4ac00005, 0xffe007ff, WR_CC|RD_S|RD_T,        0,               N54     },
510
{"c.le.ob", "S,T[e]",   0x48000005, 0xfe2007ff, WR_CC|RD_S|RD_T,        0,               N54     },
511
{"c.le.ob", "S,k",      0x4bc00005, 0xffe007ff, WR_CC|RD_S|RD_T,        0,               N54     },
512
{"c.le.ps", "S,T",      0x46c0003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33|IL2F      },
513
{"c.le.ps", "S,T",      0x4560003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               IL2E    },
514
{"c.le.ps", "M,S,T",    0x46c0003e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33   },
515
{"c.le.qh", "Y,Q",      0x78200005, 0xfc2007ff, WR_CC|RD_S|RD_T|FP_D,   0,               MX      },
516
{"c.ngt.d", "S,T",      0x4620003f, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I1      },
517
{"c.ngt.d", "M,S,T",    0x4620003f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I4_32   },
518
{"c.ngt.s", "S,T",      0x4600003f, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,               I1      },
519
{"c.ngt.s", "M,S,T",    0x4600003f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               I4_32   },
520
{"c.ngt.ps","S,T",      0x46c0003f, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33|IL2F      },
521
{"c.ngt.ps","S,T",      0x4560003f, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,               IL2E    },
522
{"c.ngt.ps","M,S,T",    0x46c0003f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               I5_33   },
523
{"cabs.eq.d",  "M,S,T", 0x46200072, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
524
{"cabs.eq.ps", "M,S,T", 0x46c00072, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
525
{"cabs.eq.s",  "M,S,T", 0x46000072, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               M3D     },
526
{"cabs.f.d",   "M,S,T", 0x46200070, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
527
{"cabs.f.ps",  "M,S,T", 0x46c00070, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
528
{"cabs.f.s",   "M,S,T", 0x46000070, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               M3D     },
529
{"cabs.le.d",  "M,S,T", 0x4620007e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
530
{"cabs.le.ps", "M,S,T", 0x46c0007e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
531
{"cabs.le.s",  "M,S,T", 0x4600007e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               M3D     },
532
{"cabs.lt.d",  "M,S,T", 0x4620007c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
533
{"cabs.lt.ps", "M,S,T", 0x46c0007c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
534
{"cabs.lt.s",  "M,S,T", 0x4600007c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               M3D     },
535
{"cabs.nge.d", "M,S,T", 0x4620007d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
536
{"cabs.nge.ps","M,S,T", 0x46c0007d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
537
{"cabs.nge.s", "M,S,T", 0x4600007d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               M3D     },
538
{"cabs.ngl.d", "M,S,T", 0x4620007b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
539
{"cabs.ngl.ps","M,S,T", 0x46c0007b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
540
{"cabs.ngl.s", "M,S,T", 0x4600007b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               M3D     },
541
{"cabs.ngle.d","M,S,T", 0x46200079, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
542
{"cabs.ngle.ps","M,S,T",0x46c00079, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
543
{"cabs.ngle.s","M,S,T", 0x46000079, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               M3D     },
544
{"cabs.ngt.d", "M,S,T", 0x4620007f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
545
{"cabs.ngt.ps","M,S,T", 0x46c0007f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
546
{"cabs.ngt.s", "M,S,T", 0x4600007f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               M3D     },
547
{"cabs.ole.d", "M,S,T", 0x46200076, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
548
{"cabs.ole.ps","M,S,T", 0x46c00076, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
549
{"cabs.ole.s", "M,S,T", 0x46000076, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               M3D     },
550
{"cabs.olt.d", "M,S,T", 0x46200074, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
551
{"cabs.olt.ps","M,S,T", 0x46c00074, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
552
{"cabs.olt.s", "M,S,T", 0x46000074, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               M3D     },
553
{"cabs.seq.d", "M,S,T", 0x4620007a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
554
{"cabs.seq.ps","M,S,T", 0x46c0007a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
555
{"cabs.seq.s", "M,S,T", 0x4600007a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               M3D     },
556
{"cabs.sf.d",  "M,S,T", 0x46200078, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
557
{"cabs.sf.ps", "M,S,T", 0x46c00078, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
558
{"cabs.sf.s",  "M,S,T", 0x46000078, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               M3D     },
559
{"cabs.ueq.d", "M,S,T", 0x46200073, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
560
{"cabs.ueq.ps","M,S,T", 0x46c00073, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
561
{"cabs.ueq.s", "M,S,T", 0x46000073, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               M3D     },
562
{"cabs.ule.d", "M,S,T", 0x46200077, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
563
{"cabs.ule.ps","M,S,T", 0x46c00077, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
564
{"cabs.ule.s", "M,S,T", 0x46000077, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               M3D     },
565
{"cabs.ult.d", "M,S,T", 0x46200075, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
566
{"cabs.ult.ps","M,S,T", 0x46c00075, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
567
{"cabs.ult.s", "M,S,T", 0x46000075, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               M3D     },
568
{"cabs.un.d",  "M,S,T", 0x46200071, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
569
{"cabs.un.ps", "M,S,T", 0x46c00071, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,               M3D     },
570
{"cabs.un.s",  "M,S,T", 0x46000071, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,               M3D     },
571
/* CW4010 instructions which are aliases for the cache instruction.  */
572
{"flushi",  "",         0xbc010000, 0xffffffff, 0,                       0,               L1      },
573
{"flushd",  "",         0xbc020000, 0xffffffff, 0,                       0,               L1      },
574
{"flushid", "",         0xbc030000, 0xffffffff, 0,                       0,               L1      },
575
{"wb",      "o(b)",     0xbc040000, 0xfc1f0000, SM|RD_b,                0,               L1      },
576
{"cache",   "k,o(b)",   0xbc000000, 0xfc000000, RD_b,                   0,               I3_32|T3},
577
{"cache",   "k,A(b)",   0,    (int) M_CACHE_AB, INSN_MACRO,              0,               I3_32|T3},
578
{"ceil.l.d", "D,S",     0x4620000a, 0xffff003f, WR_D|RD_S|FP_D,         0,               I3_33   },
579
{"ceil.l.s", "D,S",     0x4600000a, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,               I3_33   },
580
{"ceil.w.d", "D,S",     0x4620000e, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,               I2      },
581
{"ceil.w.s", "D,S",     0x4600000e, 0xffff003f, WR_D|RD_S|FP_S,         0,               I2      },
582
{"cfc0",    "t,G",      0x40400000, 0xffe007ff, LCD|WR_t|RD_C0,         0,               I1      },
583
{"cfc1",    "t,G",      0x44400000, 0xffe007ff, LCD|WR_t|RD_C1|FP_S,    0,               I1      },
584
{"cfc1",    "t,S",      0x44400000, 0xffe007ff, LCD|WR_t|RD_C1|FP_S,    0,               I1      },
585
/* cfc2 is at the bottom of the table.  */
586
/* cfc3 is at the bottom of the table.  */
587
{"cftc1",   "d,E",      0x41000023, 0xffe007ff, TRAP|LCD|WR_d|RD_C1|FP_S, 0,             MT32    },
588
{"cftc1",   "d,T",      0x41000023, 0xffe007ff, TRAP|LCD|WR_d|RD_C1|FP_S, 0,             MT32    },
589
{"cftc2",   "d,E",      0x41000025, 0xffe007ff, TRAP|LCD|WR_d|RD_C2,    0,               MT32    },
590
{"cins32",  "t,r,+p,+S",0x70000033, 0xfc00003f, WR_t|RD_s,              0,               IOCT    },
591
{"cins",    "t,r,+P,+S",0x70000033, 0xfc00003f, WR_t|RD_s,              0,               IOCT    }, /* cins32 */
592
{"cins",    "t,r,+p,+s",0x70000032, 0xfc00003f, WR_t|RD_s,              0,               IOCT    },
593
{"clo",     "U,s",      0x70000021, 0xfc0007ff, WR_d|WR_t|RD_s,         0,               I32|N55 },
594
{"clz",     "U,s",      0x70000020, 0xfc0007ff, WR_d|WR_t|RD_s,         0,               I32|N55 },
595
{"ctc0",    "t,G",      0x40c00000, 0xffe007ff, COD|RD_t|WR_CC,         0,               I1      },
596
{"ctc1",    "t,G",      0x44c00000, 0xffe007ff, COD|RD_t|WR_CC|FP_S,    0,               I1      },
597
{"ctc1",    "t,S",      0x44c00000, 0xffe007ff, COD|RD_t|WR_CC|FP_S,    0,               I1      },
598
/* ctc2 is at the bottom of the table.  */
599
/* ctc3 is at the bottom of the table.  */
600
{"cttc1",   "t,g",      0x41800023, 0xffe007ff, TRAP|COD|RD_t|WR_CC|FP_S, 0,             MT32    },
601
{"cttc1",   "t,S",      0x41800023, 0xffe007ff, TRAP|COD|RD_t|WR_CC|FP_S, 0,             MT32    },
602
{"cttc2",   "t,g",      0x41800025, 0xffe007ff, TRAP|COD|RD_t|WR_CC,    0,               MT32    },
603
{"cvt.d.l", "D,S",      0x46a00021, 0xffff003f, WR_D|RD_S|FP_D,         0,               I3_33   },
604
{"cvt.d.s", "D,S",      0x46000021, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,               I1      },
605
{"cvt.d.w", "D,S",      0x46800021, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,               I1      },
606
{"cvt.l.d", "D,S",      0x46200025, 0xffff003f, WR_D|RD_S|FP_D,         0,               I3_33   },
607
{"cvt.l.s", "D,S",      0x46000025, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,               I3_33   },
608
{"cvt.s.l", "D,S",      0x46a00020, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,               I3_33   },
609
{"cvt.s.d", "D,S",      0x46200020, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,               I1      },
610
{"cvt.s.w", "D,S",      0x46800020, 0xffff003f, WR_D|RD_S|FP_S,         0,               I1      },
611
{"cvt.s.pl","D,S",      0x46c00028, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,               I5_33   },
612
{"cvt.s.pu","D,S",      0x46c00020, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,               I5_33   },
613
{"cvt.w.d", "D,S",      0x46200024, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,               I1      },
614
{"cvt.w.s", "D,S",      0x46000024, 0xffff003f, WR_D|RD_S|FP_S,         0,               I1      },
615
{"cvt.ps.pw", "D,S",    0x46800026, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,               M3D     },
616
{"cvt.ps.s","D,V,T",    0x46000026, 0xffe0003f, WR_D|RD_S|RD_T|FP_S|FP_D, 0,             I5_33   },
617
{"cvt.pw.ps", "D,S",    0x46c00024, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,               M3D     },
618
{"dabs",    "d,v",      0,    (int) M_DABS,      INSN_MACRO,             0,               I3      },
619
{"dadd",    "d,v,t",    0x0000002c, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I3      },
620
{"dadd",    "t,r,I",    0,    (int) M_DADD_I,    INSN_MACRO,             0,               I3      },
621
{"dadd",        "D,S,T",        0x45e00000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
622
{"dadd",        "D,S,T",        0x4b60000c,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
623
{"daddi",   "t,r,j",    0x60000000, 0xfc000000, WR_t|RD_s,              0,               I3      },
624
{"daddiu",  "t,r,j",    0x64000000, 0xfc000000, WR_t|RD_s,              0,               I3      },
625
{"daddu",   "d,v,t",    0x0000002d, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I3      },
626
{"daddu",   "t,r,I",    0,    (int) M_DADDU_I,   INSN_MACRO,             0,               I3      },
627
{"daddwc",  "d,s,t",    0x70000038, 0xfc0007ff, WR_d|RD_s|RD_t|WR_C0|RD_C0,     0,       XLR     },
628
{"dbreak",  "",         0x7000003f, 0xffffffff, 0,                       0,               N5      },
629
{"dclo",    "U,s",      0x70000025, 0xfc0007ff, RD_s|WR_d|WR_t,         0,               I64|N55 },
630
{"dclz",    "U,s",      0x70000024, 0xfc0007ff, RD_s|WR_d|WR_t,         0,               I64|N55 },
631
/* dctr and dctw are used on the r5000.  */
632
{"dctr",    "o(b)",     0xbc050000, 0xfc1f0000, RD_b,                   0,               I3      },
633
{"dctw",    "o(b)",     0xbc090000, 0xfc1f0000, RD_b,                   0,               I3      },
634
{"deret",   "",         0x4200001f, 0xffffffff, 0,                       0,               I32|G2  },
635
{"dext",    "t,r,I,+I", 0,    (int) M_DEXT,      INSN_MACRO,             0,               I65     },
636
{"dext",    "t,r,+A,+C", 0x7c000003, 0xfc00003f, WR_t|RD_s,             0,               I65     },
637
{"dextm",   "t,r,+A,+G", 0x7c000001, 0xfc00003f, WR_t|RD_s,             0,               I65     },
638
{"dextu",   "t,r,+E,+H", 0x7c000002, 0xfc00003f, WR_t|RD_s,             0,               I65     },
639
/* For ddiv, see the comments about div.  */
640
{"ddiv",    "z,s,t",    0x0000001e, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,               I3      },
641
{"ddiv",    "d,v,t",    0,    (int) M_DDIV_3,    INSN_MACRO,             0,               I3      },
642
{"ddiv",    "d,v,I",    0,    (int) M_DDIV_3I,   INSN_MACRO,             0,               I3      },
643
/* For ddivu, see the comments about div.  */
644
{"ddivu",   "z,s,t",    0x0000001f, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,               I3      },
645
{"ddivu",   "d,v,t",    0,    (int) M_DDIVU_3,   INSN_MACRO,             0,               I3      },
646
{"ddivu",   "d,v,I",    0,    (int) M_DDIVU_3I,  INSN_MACRO,             0,               I3      },
647
{"di",      "",         0x41606000, 0xffffffff, WR_t|WR_C0,             0,               I33|IOCT},
648
{"di",      "t",        0x41606000, 0xffe0ffff, WR_t|WR_C0,             0,               I33|IOCT},
649
{"dins",    "t,r,I,+I", 0,    (int) M_DINS,      INSN_MACRO,             0,               I65     },
650
{"dins",    "t,r,+A,+B", 0x7c000007, 0xfc00003f, WR_t|RD_s,             0,               I65     },
651
{"dinsm",   "t,r,+A,+F", 0x7c000005, 0xfc00003f, WR_t|RD_s,             0,               I65     },
652
{"dinsu",   "t,r,+E,+F", 0x7c000006, 0xfc00003f, WR_t|RD_s,             0,               I65     },
653
/* The MIPS assembler treats the div opcode with two operands as
654
   though the first operand appeared twice (the first operand is both
655
   a source and a destination).  To get the div machine instruction,
656
   you must use an explicit destination of $0.  */
657
{"div",     "z,s,t",    0x0000001a, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,               I1      },
658
{"div",     "z,t",      0x0000001a, 0xffe0ffff, RD_s|RD_t|WR_HILO,      0,               I1      },
659
{"div",     "d,v,t",    0,    (int) M_DIV_3,     INSN_MACRO,             0,               I1      },
660
{"div",     "d,v,I",    0,    (int) M_DIV_3I,    INSN_MACRO,             0,               I1      },
661
{"div.d",   "D,V,T",    0x46200003, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,               I1      },
662
{"div.s",   "D,V,T",    0x46000003, 0xffe0003f, WR_D|RD_S|RD_T|FP_S,    0,               I1      },
663
{"div.ps",  "D,V,T",    0x46c00003, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,               SB1     },
664
/* For divu, see the comments about div.  */
665
{"divu",    "z,s,t",    0x0000001b, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,               I1      },
666
{"divu",    "z,t",      0x0000001b, 0xffe0ffff, RD_s|RD_t|WR_HILO,      0,               I1      },
667
{"divu",    "d,v,t",    0,    (int) M_DIVU_3,    INSN_MACRO,             0,               I1      },
668
{"divu",    "d,v,I",    0,    (int) M_DIVU_3I,   INSN_MACRO,             0,               I1      },
669
{"dla",     "t,A(b)",   0,    (int) M_DLA_AB,    INSN_MACRO,             0,               I3      },
670
{"dlca",    "t,A(b)",   0,    (int) M_DLCA_AB,   INSN_MACRO,             0,               I3      },
671
{"dli",     "t,j",      0x24000000, 0xffe00000, WR_t,                   0,               I3      }, /* addiu */
672
{"dli",     "t,i",      0x34000000, 0xffe00000, WR_t,                   0,               I3      }, /* ori */
673
{"dli",     "t,I",      0,    (int) M_DLI,       INSN_MACRO,             0,               I3      },
674
{"dmacc",   "d,s,t",    0x00000029, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d,   0,               N412    },
675
{"dmacchi", "d,s,t",    0x00000229, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d,   0,               N412    },
676
{"dmacchis", "d,s,t",   0x00000629, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d,   0,               N412    },
677
{"dmacchiu", "d,s,t",   0x00000269, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d,   0,               N412    },
678
{"dmacchius", "d,s,t",  0x00000669, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d,   0,               N412    },
679
{"dmaccs",  "d,s,t",    0x00000429, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d,   0,               N412    },
680
{"dmaccu",  "d,s,t",    0x00000069, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d,   0,               N412    },
681
{"dmaccus", "d,s,t",    0x00000469, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d,   0,               N412    },
682
{"dmadd16", "s,t",      0x00000029, 0xfc00ffff, RD_s|RD_t|MOD_LO,       0,               N411    },
683
{"dmfc0",   "t,G",      0x40200000, 0xffe007ff, LCD|WR_t|RD_C0,         0,               I3|IOCT },
684
{"dmfc0",   "t,+D",     0x40200000, 0xffe007f8, LCD|WR_t|RD_C0,         0,               I64|IOCT},
685
{"dmfc0",   "t,G,H",    0x40200000, 0xffe007f8, LCD|WR_t|RD_C0,         0,               I64|IOCT},
686
{"dmt",     "",         0x41600bc1, 0xffffffff, TRAP,                   0,               MT32    },
687
{"dmt",     "t",        0x41600bc1, 0xffe0ffff, TRAP|WR_t,              0,               MT32    },
688
{"dmtc0",   "t,G",      0x40a00000, 0xffe007ff, COD|RD_t|WR_C0|WR_CC,   0,               I3|IOCT },
689
{"dmtc0",   "t,+D",     0x40a00000, 0xffe007f8, COD|RD_t|WR_C0|WR_CC,   0,               I64|IOCT},
690
{"dmtc0",   "t,G,H",    0x40a00000, 0xffe007f8, COD|RD_t|WR_C0|WR_CC,   0,               I64|IOCT},
691
{"dmfc1",   "t,S",      0x44200000, 0xffe007ff, LCD|WR_t|RD_S|FP_D,     0,               I3      },
692
{"dmfc1",   "t,G",      0x44200000, 0xffe007ff, LCD|WR_t|RD_S|FP_D,     0,               I3      },
693
{"dmtc1",   "t,S",      0x44a00000, 0xffe007ff, COD|RD_t|WR_S|FP_D,     0,               I3      },
694
{"dmtc1",   "t,G",      0x44a00000, 0xffe007ff, COD|RD_t|WR_S|FP_D,     0,               I3      },
695
/* dmfc2 is at the bottom of the table.  */
696
/* dmtc2 is at the bottom of the table.  */
697
/* dmfc3 is at the bottom of the table.  */
698
/* dmtc3 is at the bottom of the table.  */
699
{"dmul",    "d,v,t",    0x70000003, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,               IOCT    },
700
{"dmul",    "d,v,t",    0,    (int) M_DMUL,      INSN_MACRO,             0,               I3      },
701
{"dmul",    "d,v,I",    0,    (int) M_DMUL_I,    INSN_MACRO,             0,               I3      },
702
{"dmulo",   "d,v,t",    0,    (int) M_DMULO,     INSN_MACRO,             0,               I3      },
703
{"dmulo",   "d,v,I",    0,    (int) M_DMULO_I,   INSN_MACRO,             0,               I3      },
704
{"dmulou",  "d,v,t",    0,    (int) M_DMULOU,    INSN_MACRO,             0,               I3      },
705
{"dmulou",  "d,v,I",    0,    (int) M_DMULOU_I,  INSN_MACRO,             0,               I3      },
706
{"dmult",   "s,t",      0x0000001c, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,               I3      },
707
{"dmultu",  "s,t",      0x0000001d, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,               I3      },
708
{"dneg",    "d,w",      0x0000002e, 0xffe007ff, WR_d|RD_t,              0,               I3      }, /* dsub 0 */
709
{"dnegu",   "d,w",      0x0000002f, 0xffe007ff, WR_d|RD_t,              0,               I3      }, /* dsubu 0*/
710
{"dpop",    "d,v",      0x7000002d, 0xfc1f07ff, WR_d|RD_s,              0,               IOCT    },
711
{"drem",    "z,s,t",    0x0000001e, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,               I3      },
712
{"drem",    "d,v,t",    0,    (int) M_DREM_3,    INSN_MACRO,             0,               I3      },
713
{"drem",    "d,v,I",    0,    (int) M_DREM_3I,   INSN_MACRO,             0,               I3      },
714
{"dremu",   "z,s,t",    0x0000001f, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,               I3      },
715
{"dremu",   "d,v,t",    0,    (int) M_DREMU_3,   INSN_MACRO,             0,               I3      },
716
{"dremu",   "d,v,I",    0,    (int) M_DREMU_3I,  INSN_MACRO,             0,               I3      },
717
{"dret",    "",         0x7000003e, 0xffffffff, 0,                       0,               N5      },
718
{"drol",    "d,v,t",    0,    (int) M_DROL,      INSN_MACRO,             0,               I3      },
719
{"drol",    "d,v,I",    0,    (int) M_DROL_I,    INSN_MACRO,             0,               I3      },
720
{"dror",    "d,v,t",    0,    (int) M_DROR,      INSN_MACRO,             0,               I3      },
721
{"dror",    "d,v,I",    0,    (int) M_DROR_I,    INSN_MACRO,             0,               I3      },
722
{"dror",    "d,w,<",    0x0020003a, 0xffe0003f, WR_d|RD_t,              0,               N5|I65  },
723
{"drorv",   "d,t,s",    0x00000056, 0xfc0007ff, RD_t|RD_s|WR_d,         0,               N5|I65  },
724
{"dror32",  "d,w,<",    0x0020003e, 0xffe0003f, WR_d|RD_t,              0,               N5|I65  },
725
{"drotl",   "d,v,t",    0,    (int) M_DROL,      INSN_MACRO,             0,               I65     },
726
{"drotl",   "d,v,I",    0,    (int) M_DROL_I,    INSN_MACRO,             0,               I65     },
727
{"drotr",   "d,v,t",    0,    (int) M_DROR,      INSN_MACRO,             0,               I65     },
728
{"drotr",   "d,v,I",    0,    (int) M_DROR_I,    INSN_MACRO,             0,               I65     },
729
{"drotrv",  "d,t,s",    0x00000056, 0xfc0007ff, RD_t|RD_s|WR_d,         0,               I65     },
730
{"drotr32", "d,w,<",    0x0020003e, 0xffe0003f, WR_d|RD_t,              0,               I65     },
731
{"dsbh",    "d,w",      0x7c0000a4, 0xffe007ff, WR_d|RD_t,              0,               I65     },
732
{"dshd",    "d,w",      0x7c000164, 0xffe007ff, WR_d|RD_t,              0,               I65     },
733
{"dsllv",   "d,t,s",    0x00000014, 0xfc0007ff, WR_d|RD_t|RD_s,         0,               I3      },
734
{"dsll32",  "d,w,<",    0x0000003c, 0xffe0003f, WR_d|RD_t,              0,               I3      },
735
{"dsll",    "d,w,s",    0x00000014, 0xfc0007ff, WR_d|RD_t|RD_s,         0,               I3      }, /* dsllv */
736
{"dsll",    "d,w,>",    0x0000003c, 0xffe0003f, WR_d|RD_t,              0,               I3      }, /* dsll32 */
737
{"dsll",    "d,w,<",    0x00000038, 0xffe0003f, WR_d|RD_t,              0,               I3      },
738
{"dsll",        "D,S,T",        0x45a00002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
739
{"dsll",        "D,S,T",        0x4b20000e,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
740
{"dsrav",   "d,t,s",    0x00000017, 0xfc0007ff, WR_d|RD_t|RD_s,         0,               I3      },
741
{"dsra32",  "d,w,<",    0x0000003f, 0xffe0003f, WR_d|RD_t,              0,               I3      },
742
{"dsra",    "d,w,s",    0x00000017, 0xfc0007ff, WR_d|RD_t|RD_s,         0,               I3      }, /* dsrav */
743
{"dsra",    "d,w,>",    0x0000003f, 0xffe0003f, WR_d|RD_t,              0,               I3      }, /* dsra32 */
744
{"dsra",    "d,w,<",    0x0000003b, 0xffe0003f, WR_d|RD_t,              0,               I3      },
745
{"dsra",        "D,S,T",        0x45e00003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
746
{"dsra",        "D,S,T",        0x4b60000f,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
747
{"dsrlv",   "d,t,s",    0x00000016, 0xfc0007ff, WR_d|RD_t|RD_s,         0,               I3      },
748
{"dsrl32",  "d,w,<",    0x0000003e, 0xffe0003f, WR_d|RD_t,              0,               I3      },
749
{"dsrl",    "d,w,s",    0x00000016, 0xfc0007ff, WR_d|RD_t|RD_s,         0,               I3      }, /* dsrlv */
750
{"dsrl",    "d,w,>",    0x0000003e, 0xffe0003f, WR_d|RD_t,              0,               I3      }, /* dsrl32 */
751
{"dsrl",    "d,w,<",    0x0000003a, 0xffe0003f, WR_d|RD_t,              0,               I3      },
752
{"dsrl",        "D,S,T",        0x45a00003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
753
{"dsrl",        "D,S,T",        0x4b20000f,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
754
{"dsub",    "d,v,t",    0x0000002e, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I3      },
755
{"dsub",    "d,v,I",    0,    (int) M_DSUB_I,    INSN_MACRO,             0,               I3      },
756
{"dsub",        "D,S,T",        0x45e00001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
757
{"dsub",        "D,S,T",        0x4b60000d,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
758
{"dsubu",   "d,v,t",    0x0000002f, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I3      },
759
{"dsubu",   "d,v,I",    0,    (int) M_DSUBU_I,   INSN_MACRO,             0,               I3      },
760
{"dvpe",    "",         0x41600001, 0xffffffff, TRAP,                   0,               MT32    },
761
{"dvpe",    "t",        0x41600001, 0xffe0ffff, TRAP|WR_t,              0,               MT32    },
762
{"ei",      "",         0x41606020, 0xffffffff, WR_t|WR_C0,             0,               I33|IOCT},
763
{"ei",      "t",        0x41606020, 0xffe0ffff, WR_t|WR_C0,             0,               I33|IOCT},
764
{"emt",     "",         0x41600be1, 0xffffffff, TRAP,                   0,               MT32    },
765
{"emt",     "t",        0x41600be1, 0xffe0ffff, TRAP|WR_t,              0,               MT32    },
766
{"eret",    "",         0x42000018, 0xffffffff, 0,               0,               I3_32   },
767
{"evpe",    "",         0x41600021, 0xffffffff, TRAP,                   0,               MT32    },
768
{"evpe",    "t",        0x41600021, 0xffe0ffff, TRAP|WR_t,              0,               MT32    },
769
{"ext",     "t,r,+A,+C", 0x7c000000, 0xfc00003f, WR_t|RD_s,             0,               I33     },
770
{"exts32",  "t,r,+p,+S",0x7000003b, 0xfc00003f, WR_t|RD_s,              0,               IOCT    },
771
{"exts",    "t,r,+P,+S",0x7000003b, 0xfc00003f, WR_t|RD_s,              0,               IOCT    }, /* exts32 */
772
{"exts",    "t,r,+p,+s",0x7000003a, 0xfc00003f, WR_t|RD_s,              0,               IOCT    },
773
{"floor.l.d", "D,S",    0x4620000b, 0xffff003f, WR_D|RD_S|FP_D,         0,               I3_33   },
774
{"floor.l.s", "D,S",    0x4600000b, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,               I3_33   },
775
{"floor.w.d", "D,S",    0x4620000f, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,               I2      },
776
{"floor.w.s", "D,S",    0x4600000f, 0xffff003f, WR_D|RD_S|FP_S,         0,               I2      },
777
{"hibernate","",        0x42000023, 0xffffffff, 0,                       0,               V1      },
778
{"ins",     "t,r,+A,+B", 0x7c000004, 0xfc00003f, WR_t|RD_s,             0,               I33     },
779
{"jr",      "s",        0x00000008, 0xfc1fffff, UBD|RD_s,               0,               I1      },
780
/* jr.hb is officially MIPS{32,64}R2, but it works on R1 as jr with
781
   the same hazard barrier effect.  */
782
{"jr.hb",   "s",        0x00000408, 0xfc1fffff, UBD|RD_s,               0,               I32     },
783
{"j",       "s",        0x00000008, 0xfc1fffff, UBD|RD_s,               0,               I1      }, /* jr */
784
/* SVR4 PIC code requires special handling for j, so it must be a
785
   macro.  */
786
{"j",       "a",        0,     (int) M_J_A,      INSN_MACRO,             0,               I1      },
787
/* This form of j is used by the disassembler and internally by the
788
   assembler, but will never match user input (because the line above
789
   will match first).  */
790
{"j",       "a",        0x08000000, 0xfc000000, UBD,                    0,               I1      },
791
{"jalr",    "s",        0x0000f809, 0xfc1fffff, UBD|RD_s|WR_d,          0,               I1      },
792
{"jalr",    "d,s",      0x00000009, 0xfc1f07ff, UBD|RD_s|WR_d,          0,               I1      },
793
/* jalr.hb is officially MIPS{32,64}R2, but it works on R1 as jalr
794
   with the same hazard barrier effect.  */
795
{"jalr.hb", "s",        0x0000fc09, 0xfc1fffff, UBD|RD_s|WR_d,          0,               I32     },
796
{"jalr.hb", "d,s",      0x00000409, 0xfc1f07ff, UBD|RD_s|WR_d,          0,               I32     },
797
/* SVR4 PIC code requires special handling for jal, so it must be a
798
   macro.  */
799
{"jal",     "d,s",      0,     (int) M_JAL_2,    INSN_MACRO,             0,               I1      },
800
{"jal",     "s",        0,     (int) M_JAL_1,    INSN_MACRO,             0,               I1      },
801
{"jal",     "a",        0,     (int) M_JAL_A,    INSN_MACRO,             0,               I1      },
802
/* This form of jal is used by the disassembler and internally by the
803
   assembler, but will never match user input (because the line above
804
   will match first).  */
805
{"jal",     "a",        0x0c000000, 0xfc000000, UBD|WR_31,              0,               I1      },
806
{"jalx",    "a",        0x74000000, 0xfc000000, UBD|WR_31,              0,               I1      },
807
{"la",      "t,A(b)",   0,    (int) M_LA_AB,     INSN_MACRO,             0,               I1      },
808
{"lb",      "t,o(b)",   0x80000000, 0xfc000000, LDD|RD_b|WR_t,          0,               I1      },
809
{"lb",      "t,A(b)",   0,    (int) M_LB_AB,     INSN_MACRO,             0,               I1      },
810
{"lbu",     "t,o(b)",   0x90000000, 0xfc000000, LDD|RD_b|WR_t,          0,               I1      },
811
{"lbu",     "t,A(b)",   0,    (int) M_LBU_AB,    INSN_MACRO,             0,               I1      },
812
{"lca",     "t,A(b)",   0,    (int) M_LCA_AB,    INSN_MACRO,             0,               I1      },
813
/* The macro has to be first to handle o32 correctly.  */
814
{"ld",      "t,o(b)",   0,    (int) M_LD_OB,     INSN_MACRO,             0,               I1      },
815
{"ld",      "t,o(b)",   0xdc000000, 0xfc000000, WR_t|RD_b,              0,               I3      },
816
{"ld",      "t,A(b)",   0,    (int) M_LD_AB,     INSN_MACRO,             0,               I1      },
817
{"ldaddw",  "t,b",      0x70000010, 0xfc00ffff, SM|RD_t|WR_t|RD_b,      0,               XLR     },
818
{"ldaddwu", "t,b",      0x70000011, 0xfc00ffff, SM|RD_t|WR_t|RD_b,      0,               XLR     },
819
{"ldaddd",  "t,b",      0x70000012, 0xfc00ffff, SM|RD_t|WR_t|RD_b,      0,               XLR     },
820
{"ldc1",    "T,o(b)",   0xd4000000, 0xfc000000, CLD|RD_b|WR_T|FP_D,     0,               I2      },
821
{"ldc1",    "E,o(b)",   0xd4000000, 0xfc000000, CLD|RD_b|WR_T|FP_D,     0,               I2      },
822
{"ldc1",    "T,A(b)",   0,    (int) M_LDC1_AB,   INSN_MACRO,             INSN2_M_FP_D,   I2      },
823
{"ldc1",    "E,A(b)",   0,    (int) M_LDC1_AB,   INSN_MACRO,             INSN2_M_FP_D,   I2      },
824
{"l.d",     "T,o(b)",   0xd4000000, 0xfc000000, CLD|RD_b|WR_T|FP_D,     0,               I2      }, /* ldc1 */
825
{"l.d",     "T,o(b)",   0,    (int) M_L_DOB,     INSN_MACRO,             INSN2_M_FP_D,   I1      },
826
{"l.d",     "T,A(b)",   0,    (int) M_L_DAB,     INSN_MACRO,             INSN2_M_FP_D,   I1      },
827
{"ldc2",    "E,o(b)",   0xd8000000, 0xfc000000, CLD|RD_b|WR_CC,         0,               I2      },
828
{"ldc2",    "E,A(b)",   0,    (int) M_LDC2_AB,   INSN_MACRO,             0,               I2      },
829
{"ldc3",    "E,o(b)",   0xdc000000, 0xfc000000, CLD|RD_b|WR_CC,         0,               I2      },
830
{"ldc3",    "E,A(b)",   0,    (int) M_LDC3_AB,   INSN_MACRO,             0,               I2      },
831
{"ldl",     "t,o(b)",   0x68000000, 0xfc000000, LDD|WR_t|RD_b,          0,               I3      },
832
{"ldl",     "t,A(b)",   0,    (int) M_LDL_AB,    INSN_MACRO,             0,               I3      },
833
{"ldr",     "t,o(b)",   0x6c000000, 0xfc000000, LDD|WR_t|RD_b,          0,               I3      },
834
{"ldr",     "t,A(b)",   0,    (int) M_LDR_AB,    INSN_MACRO,             0,               I3      },
835
{"ldxc1",   "D,t(b)",   0x4c000001, 0xfc00f83f, LDD|WR_D|RD_t|RD_b|FP_D, 0,              I4_33   },
836
{"lh",      "t,o(b)",   0x84000000, 0xfc000000, LDD|RD_b|WR_t,          0,               I1      },
837
{"lh",      "t,A(b)",   0,    (int) M_LH_AB,     INSN_MACRO,             0,               I1      },
838
{"lhu",     "t,o(b)",   0x94000000, 0xfc000000, LDD|RD_b|WR_t,          0,               I1      },
839
{"lhu",     "t,A(b)",   0,    (int) M_LHU_AB,    INSN_MACRO,             0,               I1      },
840
/* li is at the start of the table.  */
841
{"li.d",    "t,F",      0,    (int) M_LI_D,      INSN_MACRO,             INSN2_M_FP_D,   I1      },
842
{"li.d",    "T,L",      0,    (int) M_LI_DD,     INSN_MACRO,             INSN2_M_FP_D,   I1      },
843
{"li.s",    "t,f",      0,    (int) M_LI_S,      INSN_MACRO,             INSN2_M_FP_S,   I1      },
844
{"li.s",    "T,l",      0,    (int) M_LI_SS,     INSN_MACRO,             INSN2_M_FP_S,   I1      },
845
{"ll",      "t,o(b)",   0xc0000000, 0xfc000000, LDD|RD_b|WR_t,          0,               I2      },
846
{"ll",      "t,A(b)",   0,    (int) M_LL_AB,     INSN_MACRO,             0,               I2      },
847
{"lld",     "t,o(b)",   0xd0000000, 0xfc000000, LDD|RD_b|WR_t,          0,               I3      },
848
{"lld",     "t,A(b)",   0,    (int) M_LLD_AB,    INSN_MACRO,             0,               I3      },
849
{"lui",     "t,u",      0x3c000000, 0xffe00000, WR_t,                   0,               I1      },
850
{"luxc1",   "D,t(b)",   0x4c000005, 0xfc00f83f, LDD|WR_D|RD_t|RD_b|FP_D, 0,              I5_33|N55},
851
{"lw",      "t,o(b)",   0x8c000000, 0xfc000000, LDD|RD_b|WR_t,          0,               I1      },
852
{"lw",      "t,A(b)",   0,    (int) M_LW_AB,     INSN_MACRO,             0,               I1      },
853
{"lwc0",    "E,o(b)",   0xc0000000, 0xfc000000, CLD|RD_b|WR_CC,         0,               I1      },
854
{"lwc0",    "E,A(b)",   0,    (int) M_LWC0_AB,   INSN_MACRO,             0,               I1      },
855
{"lwc1",    "T,o(b)",   0xc4000000, 0xfc000000, CLD|RD_b|WR_T|FP_S,     0,               I1      },
856
{"lwc1",    "E,o(b)",   0xc4000000, 0xfc000000, CLD|RD_b|WR_T|FP_S,     0,               I1      },
857
{"lwc1",    "T,A(b)",   0,    (int) M_LWC1_AB,   INSN_MACRO,             INSN2_M_FP_S,   I1      },
858
{"lwc1",    "E,A(b)",   0,    (int) M_LWC1_AB,   INSN_MACRO,             INSN2_M_FP_S,   I1      },
859
{"l.s",     "T,o(b)",   0xc4000000, 0xfc000000, CLD|RD_b|WR_T|FP_S,     0,               I1      }, /* lwc1 */
860
{"l.s",     "T,A(b)",   0,    (int) M_LWC1_AB,   INSN_MACRO,             INSN2_M_FP_S,   I1      },
861
{"lwc2",    "E,o(b)",   0xc8000000, 0xfc000000, CLD|RD_b|WR_CC,         0,               I1      },
862
{"lwc2",    "E,A(b)",   0,    (int) M_LWC2_AB,   INSN_MACRO,             0,               I1      },
863
{"lwc3",    "E,o(b)",   0xcc000000, 0xfc000000, CLD|RD_b|WR_CC,         0,               I1      },
864
{"lwc3",    "E,A(b)",   0,    (int) M_LWC3_AB,   INSN_MACRO,             0,               I1      },
865
{"lwl",     "t,o(b)",   0x88000000, 0xfc000000, LDD|RD_b|WR_t,          0,               I1      },
866
{"lwl",     "t,A(b)",   0,    (int) M_LWL_AB,    INSN_MACRO,             0,               I1      },
867
{"lcache",  "t,o(b)",   0x88000000, 0xfc000000, LDD|RD_b|WR_t,          0,               I2      }, /* same */
868
{"lcache",  "t,A(b)",   0,    (int) M_LWL_AB,    INSN_MACRO,             0,               I2      }, /* as lwl */
869
{"lwr",     "t,o(b)",   0x98000000, 0xfc000000, LDD|RD_b|WR_t,          0,               I1      },
870
{"lwr",     "t,A(b)",   0,    (int) M_LWR_AB,    INSN_MACRO,             0,               I1      },
871
{"flush",   "t,o(b)",   0x98000000, 0xfc000000, LDD|RD_b|WR_t,          0,               I2      }, /* same */
872
{"flush",   "t,A(b)",   0,    (int) M_LWR_AB,    INSN_MACRO,             0,               I2      }, /* as lwr */
873
{"fork",    "d,s,t",    0x7c000008, 0xfc0007ff, TRAP|WR_d|RD_s|RD_t,    0,               MT32    },
874
{"lwu",     "t,o(b)",   0x9c000000, 0xfc000000, LDD|RD_b|WR_t,          0,               I3      },
875
{"lwu",     "t,A(b)",   0,    (int) M_LWU_AB,    INSN_MACRO,             0,               I3      },
876
{"lwxc1",   "D,t(b)",   0x4c000000, 0xfc00f83f, LDD|WR_D|RD_t|RD_b|FP_S, 0,              I4_33   },
877
{"lwxs",    "d,t(b)",   0x70000088, 0xfc0007ff, LDD|RD_b|RD_t|WR_d,     0,               SMT     },
878
{"macc",    "d,s,t",    0x00000028, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N412    },
879
{"macc",    "d,s,t",    0x00000158, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N5      },
880
{"maccs",   "d,s,t",    0x00000428, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N412    },
881
{"macchi",  "d,s,t",    0x00000228, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N412    },
882
{"macchi",  "d,s,t",    0x00000358, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N5      },
883
{"macchis", "d,s,t",    0x00000628, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N412    },
884
{"macchiu", "d,s,t",    0x00000268, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N412    },
885
{"macchiu", "d,s,t",    0x00000359, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N5      },
886
{"macchius","d,s,t",    0x00000668, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N412    },
887
{"maccu",   "d,s,t",    0x00000068, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N412    },
888
{"maccu",   "d,s,t",    0x00000159, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N5      },
889
{"maccus",  "d,s,t",    0x00000468, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N412    },
890
{"mad",     "s,t",      0x70000000, 0xfc00ffff, RD_s|RD_t|MOD_HILO,     0,               P3      },
891
{"madu",    "s,t",      0x70000001, 0xfc00ffff, RD_s|RD_t|MOD_HILO,     0,               P3      },
892
{"madd.d",  "D,R,S,T",  0x4c000021, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D,    0,          I4_33   },
893
{"madd.d",      "D,S,T",        0x46200018,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
894
{"madd.d",      "D,S,T",        0x72200018,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F    },
895
{"madd.s",  "D,R,S,T",  0x4c000020, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S,    0,          I4_33   },
896
{"madd.s",      "D,S,T",        0x46000018,     0xffe0003f,     RD_S|RD_T|WR_D|FP_S,    0,       IL2E    },
897
{"madd.s",      "D,S,T",        0x72000018,     0xffe0003f,     RD_S|RD_T|WR_D|FP_S,    0,       IL2F    },
898
{"madd.ps", "D,R,S,T",  0x4c000026, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D,    0,          I5_33   },
899
{"madd.ps",     "D,S,T",        0x45600018,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
900
{"madd.ps",     "D,S,T",        0x71600018,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F    },
901
{"madd",    "s,t",      0x0000001c, 0xfc00ffff, RD_s|RD_t|WR_HILO,           0,          L1      },
902
{"madd",    "s,t",      0x70000000, 0xfc00ffff, RD_s|RD_t|MOD_HILO,          0,          I32|N55 },
903
{"madd",    "s,t",      0x70000000, 0xfc00ffff, RD_s|RD_t|WR_HILO|IS_M,      0,          G1      },
904
{"madd",    "7,s,t",    0x70000000, 0xfc00e7ff, MOD_a|RD_s|RD_t,             0,         D32      },
905
{"madd",    "d,s,t",    0x70000000, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d|IS_M, 0,          G1      },
906
{"maddp",   "s,t",      0x70000441, 0xfc00ffff, RD_s|RD_t|MOD_HILO,          0,          SMT     },
907
{"maddu",   "s,t",      0x0000001d, 0xfc00ffff, RD_s|RD_t|WR_HILO,           0,          L1      },
908
{"maddu",   "s,t",      0x70000001, 0xfc00ffff, RD_s|RD_t|MOD_HILO,          0,          I32|N55 },
909
{"maddu",   "s,t",      0x70000001, 0xfc00ffff, RD_s|RD_t|WR_HILO|IS_M,      0,          G1      },
910
{"maddu",   "7,s,t",    0x70000001, 0xfc00e7ff, MOD_a|RD_s|RD_t,             0,         D32      },
911
{"maddu",   "d,s,t",    0x70000001, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d|IS_M, 0,          G1      },
912
{"madd16",  "s,t",      0x00000028, 0xfc00ffff, RD_s|RD_t|MOD_HILO,     0,               N411    },
913
{"max.ob",  "X,Y,Q",    0x78000007, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX|SB1  },
914
{"max.ob",  "D,S,T",    0x4ac00007, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
915
{"max.ob",  "D,S,T[e]", 0x48000007, 0xfe20003f, WR_D|RD_S|RD_T,         0,               N54     },
916
{"max.ob",  "D,S,k",    0x4bc00007, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
917
{"max.qh",  "X,Y,Q",    0x78200007, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX      },
918
{"mfpc",    "t,P",      0x4000c801, 0xffe0ffc1, LCD|WR_t|RD_C0,         0,               M1|N5   },
919
{"mfps",    "t,P",      0x4000c800, 0xffe0ffc1, LCD|WR_t|RD_C0,         0,               M1|N5   },
920
{"mftacx",  "d",        0x41020021, 0xffff07ff, TRAP|WR_d|RD_a,         0,               MT32    },
921
{"mftacx",  "d,*",      0x41020021, 0xfff307ff, TRAP|WR_d|RD_a,         0,               MT32    },
922
{"mftc0",   "d,+t",     0x41000000, 0xffe007ff, TRAP|LCD|WR_d|RD_C0,    0,               MT32    },
923
{"mftc0",   "d,+T",     0x41000000, 0xffe007f8, TRAP|LCD|WR_d|RD_C0,    0,               MT32    },
924
{"mftc0",   "d,E,H",    0x41000000, 0xffe007f8, TRAP|LCD|WR_d|RD_C0,    0,               MT32    },
925
{"mftc1",   "d,T",      0x41000022, 0xffe007ff, TRAP|LCD|WR_d|RD_T|FP_S, 0,              MT32    },
926
{"mftc1",   "d,E",      0x41000022, 0xffe007ff, TRAP|LCD|WR_d|RD_T|FP_S, 0,              MT32    },
927
{"mftc2",   "d,E",      0x41000024, 0xffe007ff, TRAP|LCD|WR_d|RD_C2,    0,               MT32    },
928
{"mftdsp",  "d",        0x41100021, 0xffff07ff, TRAP|WR_d,              0,               MT32    },
929
{"mftgpr",  "d,t",      0x41000020, 0xffe007ff, TRAP|WR_d|RD_t,         0,               MT32    },
930
{"mfthc1",  "d,T",      0x41000032, 0xffe007ff, TRAP|LCD|WR_d|RD_T|FP_D, 0,              MT32    },
931
{"mfthc1",  "d,E",      0x41000032, 0xffe007ff, TRAP|LCD|WR_d|RD_T|FP_D, 0,              MT32    },
932
{"mfthc2",  "d,E",      0x41000034, 0xffe007ff, TRAP|LCD|WR_d|RD_C2,    0,               MT32    },
933
{"mfthi",   "d",        0x41010021, 0xffff07ff, TRAP|WR_d|RD_a,         0,               MT32    },
934
{"mfthi",   "d,*",      0x41010021, 0xfff307ff, TRAP|WR_d|RD_a,         0,               MT32    },
935
{"mftlo",   "d",        0x41000021, 0xffff07ff, TRAP|WR_d|RD_a,         0,               MT32    },
936
{"mftlo",   "d,*",      0x41000021, 0xfff307ff, TRAP|WR_d|RD_a,         0,               MT32    },
937
{"mftr",    "d,t,!,H,$", 0x41000000, 0xffe007c8, TRAP|WR_d,             0,               MT32    },
938
{"mfc0",    "t,G",      0x40000000, 0xffe007ff, LCD|WR_t|RD_C0,         0,               I1|IOCT },
939
{"mfc0",    "t,+D",     0x40000000, 0xffe007f8, LCD|WR_t|RD_C0,         0,               I32|IOCT},
940
{"mfc0",    "t,G,H",    0x40000000, 0xffe007f8, LCD|WR_t|RD_C0,         0,               I32|IOCT},
941
{"mfc1",    "t,S",      0x44000000, 0xffe007ff, LCD|WR_t|RD_S|FP_S,     0,               I1      },
942
{"mfc1",    "t,G",      0x44000000, 0xffe007ff, LCD|WR_t|RD_S|FP_S,     0,               I1      },
943
{"mfhc1",   "t,S",      0x44600000, 0xffe007ff, LCD|WR_t|RD_S|FP_D,     0,               I33     },
944
{"mfhc1",   "t,G",      0x44600000, 0xffe007ff, LCD|WR_t|RD_S|FP_D,     0,               I33     },
945
/* mfc2 is at the bottom of the table.  */
946
/* mfhc2 is at the bottom of the table.  */
947
/* mfc3 is at the bottom of the table.  */
948
{"mfdr",    "t,G",      0x7000003d, 0xffe007ff, LCD|WR_t|RD_C0,         0,               N5      },
949
{"mfhi",    "d",        0x00000010, 0xffff07ff, WR_d|RD_HI,             0,               I1      },
950
{"mfhi",    "d,9",      0x00000010, 0xff9f07ff, WR_d|RD_HI,             0,               D32     },
951
{"mflo",    "d",        0x00000012, 0xffff07ff, WR_d|RD_LO,             0,               I1      },
952
{"mflo",    "d,9",      0x00000012, 0xff9f07ff, WR_d|RD_LO,             0,               D32     },
953
{"mflhxu",  "d",        0x00000052, 0xffff07ff, WR_d|MOD_HILO,          0,               SMT     },
954
{"mfcr",    "t,s",      0x70000018, 0xfc00ffff, WR_t,                   0,               XLR     },
955
{"min.ob",  "X,Y,Q",    0x78000006, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX|SB1  },
956
{"min.ob",  "D,S,T",    0x4ac00006, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
957
{"min.ob",  "D,S,T[e]", 0x48000006, 0xfe20003f, WR_D|RD_S|RD_T,         0,               N54     },
958
{"min.ob",  "D,S,k",    0x4bc00006, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
959
{"min.qh",  "X,Y,Q",    0x78200006, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX      },
960
{"mov.d",   "D,S",      0x46200006, 0xffff003f, WR_D|RD_S|FP_D,         0,               I1      },
961
{"mov.s",   "D,S",      0x46000006, 0xffff003f, WR_D|RD_S|FP_S,         0,               I1      },
962
{"mov.ps",  "D,S",      0x46c00006, 0xffff003f, WR_D|RD_S|FP_D,         0,               I5_33|IL2F      },
963
{"mov.ps",  "D,S",      0x45600006, 0xffff003f, WR_D|RD_S|FP_D,         0,               IL2E    },
964
{"movf",    "d,s,N",    0x00000001, 0xfc0307ff, WR_d|RD_s|RD_CC|FP_S|FP_D, 0,            I4_32  },
965
{"movf.d",  "D,S,N",    0x46200011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D,   0,               I4_32   },
966
{"movf.l",  "D,S,N",    0x46a00011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D,   0,               MX|SB1  },
967
{"movf.l",  "X,Y,N",    0x46a00011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D,   0,               MX|SB1  },
968
{"movf.s",  "D,S,N",    0x46000011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_S,   0,               I4_32   },
969
{"movf.ps", "D,S,N",    0x46c00011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D,   0,               I5_33   },
970
{"movn",    "d,v,t",    0x0000000b, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I4_32|IL2E|IL2F },
971
{"movnz",   "d,v,t",    0x0000000b, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               IL2E|IL2F|IL3A  },
972
{"ffc",     "d,v",      0x0000000b, 0xfc1f07ff, WR_d|RD_s,              0,               L1      },
973
{"movn.d",  "D,S,t",    0x46200013, 0xffe0003f, WR_D|RD_S|RD_t|FP_D,    0,               I4_32   },
974
{"movn.l",  "D,S,t",    0x46a00013, 0xffe0003f, WR_D|RD_S|RD_t|FP_D,    0,               MX|SB1  },
975
{"movn.l",  "X,Y,t",    0x46a00013, 0xffe0003f, WR_D|RD_S|RD_t|FP_D,    0,               MX|SB1  },
976
{"movn.s",  "D,S,t",    0x46000013, 0xffe0003f, WR_D|RD_S|RD_t|FP_S,    0,               I4_32   },
977
{"movn.ps", "D,S,t",    0x46c00013, 0xffe0003f, WR_D|RD_S|RD_t|FP_D,    0,               I5_33   },
978
{"movt",    "d,s,N",    0x00010001, 0xfc0307ff, WR_d|RD_s|RD_CC|FP_S|FP_D, 0,            I4_32   },
979
{"movt.d",  "D,S,N",    0x46210011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D,   0,               I4_32   },
980
{"movt.l",  "D,S,N",    0x46a10011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D,   0,               MX|SB1  },
981
{"movt.l",  "X,Y,N",    0x46a10011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D,   0,               MX|SB1  },
982
{"movt.s",  "D,S,N",    0x46010011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_S,   0,               I4_32   },
983
{"movt.ps", "D,S,N",    0x46c10011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D,   0,               I5_33   },
984
{"movz",    "d,v,t",    0x0000000a, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I4_32|IL2E|IL2F },
985
{"ffs",     "d,v",      0x0000000a, 0xfc1f07ff, WR_d|RD_s,              0,               L1      },
986
{"movz.d",  "D,S,t",    0x46200012, 0xffe0003f, WR_D|RD_S|RD_t|FP_D,    0,               I4_32   },
987
{"movz.l",  "D,S,t",    0x46a00012, 0xffe0003f, WR_D|RD_S|RD_t|FP_D,    0,               MX|SB1  },
988
{"movz.l",  "X,Y,t",    0x46a00012, 0xffe0003f, WR_D|RD_S|RD_t|FP_D,    0,               MX|SB1  },
989
{"movz.s",  "D,S,t",    0x46000012, 0xffe0003f, WR_D|RD_S|RD_t|FP_S,    0,               I4_32   },
990
{"movz.ps", "D,S,t",    0x46c00012, 0xffe0003f, WR_D|RD_S|RD_t|FP_D,    0,               I5_33   },
991
{"msac",    "d,s,t",    0x000001d8, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N5      },
992
{"msacu",   "d,s,t",    0x000001d9, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N5      },
993
{"msachi",  "d,s,t",    0x000003d8, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N5      },
994
{"msachiu", "d,s,t",    0x000003d9, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N5      },
995
/* move is at the top of the table.  */
996
{"msgn.qh", "X,Y,Q",    0x78200000, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX      },
997
{"msgsnd",  "t",        0,    (int) M_MSGSND,    INSN_MACRO,             0,             XLR       },
998
{"msgld",   "",         0,    (int) M_MSGLD,     INSN_MACRO,             0,             XLR       },
999
{"msgld",   "t",        0,    (int) M_MSGLD_T,   INSN_MACRO,             0,             XLR       },
1000
{"msgwait", "",         0,    (int) M_MSGWAIT,   INSN_MACRO,             0,             XLR       },
1001
{"msgwait", "t",        0,    (int) M_MSGWAIT_T,INSN_MACRO,              0,             XLR       },
1002
{"msub.d",  "D,R,S,T",  0x4c000029, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0,             I4_33   },
1003
{"msub.d",      "D,S,T",        0x46200019,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1004
{"msub.d",      "D,S,T",        0x72200019,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F    },
1005
{"msub.s",  "D,R,S,T",  0x4c000028, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, 0,             I4_33   },
1006
{"msub.s",      "D,S,T",        0x46000019,     0xffe0003f,     RD_S|RD_T|WR_D|FP_S,    0,       IL2E    },
1007
{"msub.s",      "D,S,T",        0x72000019,     0xffe0003f,     RD_S|RD_T|WR_D|FP_S,    0,       IL2F    },
1008
{"msub.ps", "D,R,S,T",  0x4c00002e, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0,             I5_33   },
1009
{"msub.ps",     "D,S,T",        0x45600019,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1010
{"msub.ps",     "D,S,T",        0x71600019,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F    },
1011
{"msub",    "s,t",      0x0000001e, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,               L1      },
1012
{"msub",    "s,t",      0x70000004, 0xfc00ffff, RD_s|RD_t|MOD_HILO,     0,               I32|N55 },
1013
{"msub",    "7,s,t",    0x70000004, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,              D32      },
1014
{"msubu",   "s,t",      0x0000001f, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,               L1      },
1015
{"msubu",   "s,t",      0x70000005, 0xfc00ffff, RD_s|RD_t|MOD_HILO,     0,               I32|N55 },
1016
{"msubu",   "7,s,t",    0x70000005, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,              D32      },
1017
{"mtpc",    "t,P",      0x4080c801, 0xffe0ffc1, COD|RD_t|WR_C0,         0,               M1|N5   },
1018
{"mtps",    "t,P",      0x4080c800, 0xffe0ffc1, COD|RD_t|WR_C0,         0,               M1|N5   },
1019
{"mtc0",    "t,G",      0x40800000, 0xffe007ff, COD|RD_t|WR_C0|WR_CC,   0,               I1|IOCT },
1020
{"mtc0",    "t,+D",     0x40800000, 0xffe007f8, COD|RD_t|WR_C0|WR_CC,   0,               I32|IOCT},
1021
{"mtc0",    "t,G,H",    0x40800000, 0xffe007f8, COD|RD_t|WR_C0|WR_CC,   0,               I32|IOCT},
1022
{"mtc1",    "t,S",      0x44800000, 0xffe007ff, COD|RD_t|WR_S|FP_S,     0,               I1      },
1023
{"mtc1",    "t,G",      0x44800000, 0xffe007ff, COD|RD_t|WR_S|FP_S,     0,               I1      },
1024
{"mthc1",   "t,S",      0x44e00000, 0xffe007ff, COD|RD_t|WR_S|FP_D,     0,               I33     },
1025
{"mthc1",   "t,G",      0x44e00000, 0xffe007ff, COD|RD_t|WR_S|FP_D,     0,               I33     },
1026
/* mtc2 is at the bottom of the table.  */
1027
/* mthc2 is at the bottom of the table.  */
1028
/* mtc3 is at the bottom of the table.  */
1029
{"mtdr",    "t,G",      0x7080003d, 0xffe007ff, COD|RD_t|WR_C0,         0,               N5      },
1030
{"mthi",    "s",        0x00000011, 0xfc1fffff, RD_s|WR_HI,             0,               I1      },
1031
{"mthi",    "s,7",      0x00000011, 0xfc1fe7ff, RD_s|WR_HI,             0,               D32     },
1032
{"mtlo",    "s",        0x00000013, 0xfc1fffff, RD_s|WR_LO,             0,               I1      },
1033
{"mtlo",    "s,7",      0x00000013, 0xfc1fe7ff, RD_s|WR_LO,             0,               D32     },
1034
{"mtlhx",   "s",        0x00000053, 0xfc1fffff, RD_s|MOD_HILO,          0,               SMT     },
1035
{"mtcr",    "t,s",      0x70000019, 0xfc00ffff, RD_t,                   0,               XLR     },
1036
{"mtm0",    "s",        0x70000008, 0xfc1fffff, RD_s,                   0,               IOCT    },
1037
{"mtm1",    "s",        0x7000000c, 0xfc1fffff, RD_s,                   0,               IOCT    },
1038
{"mtm2",    "s",        0x7000000d, 0xfc1fffff, RD_s,                   0,               IOCT    },
1039
{"mtp0",    "s",        0x70000009, 0xfc1fffff, RD_s,                   0,               IOCT    },
1040
{"mtp1",    "s",        0x7000000a, 0xfc1fffff, RD_s,                   0,               IOCT    },
1041
{"mtp2",    "s",        0x7000000b, 0xfc1fffff, RD_s,                   0,               IOCT    },
1042
{"mttc0",   "t,G",      0x41800000, 0xffe007ff, TRAP|COD|RD_t|WR_C0|WR_CC, 0,            MT32    },
1043
{"mttc0",   "t,+D",     0x41800000, 0xffe007f8, TRAP|COD|RD_t|WR_C0|WR_CC, 0,            MT32    },
1044
{"mttc0",   "t,G,H",    0x41800000, 0xffe007f8, TRAP|COD|RD_t|WR_C0|WR_CC, 0,            MT32    },
1045
{"mttc1",   "t,S",      0x41800022, 0xffe007ff, TRAP|COD|RD_t|WR_S|FP_S, 0,              MT32    },
1046
{"mttc1",   "t,G",      0x41800022, 0xffe007ff, TRAP|COD|RD_t|WR_S|FP_S, 0,              MT32    },
1047
{"mttc2",   "t,g",      0x41800024, 0xffe007ff, TRAP|COD|RD_t|WR_C2|WR_CC, 0,            MT32    },
1048
{"mttacx",  "t",        0x41801021, 0xffe0ffff, TRAP|WR_a|RD_t,         0,               MT32    },
1049
{"mttacx",  "t,&",      0x41801021, 0xffe09fff, TRAP|WR_a|RD_t,         0,               MT32    },
1050
{"mttdsp",  "t",        0x41808021, 0xffe0ffff, TRAP|RD_t,              0,               MT32    },
1051
{"mttgpr",  "t,d",      0x41800020, 0xffe007ff, TRAP|WR_d|RD_t,         0,               MT32    },
1052
{"mtthc1",  "t,S",      0x41800032, 0xffe007ff, TRAP|COD|RD_t|WR_S|FP_D, 0,              MT32    },
1053
{"mtthc1",  "t,G",      0x41800032, 0xffe007ff, TRAP|COD|RD_t|WR_S|FP_D, 0,              MT32    },
1054
{"mtthc2",  "t,g",      0x41800034, 0xffe007ff, TRAP|COD|RD_t|WR_C2|WR_CC, 0,            MT32    },
1055
{"mtthi",   "t",        0x41800821, 0xffe0ffff, TRAP|WR_a|RD_t,         0,               MT32    },
1056
{"mtthi",   "t,&",      0x41800821, 0xffe09fff, TRAP|WR_a|RD_t,         0,               MT32    },
1057
{"mttlo",   "t",        0x41800021, 0xffe0ffff, TRAP|WR_a|RD_t,         0,               MT32    },
1058
{"mttlo",   "t,&",      0x41800021, 0xffe09fff, TRAP|WR_a|RD_t,         0,               MT32    },
1059
{"mttr",    "t,d,!,H,$", 0x41800000, 0xffe007c8, TRAP|RD_t,             0,               MT32    },
1060
{"mul.d",   "D,V,T",    0x46200002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,               I1      },
1061
{"mul.s",   "D,V,T",    0x46000002, 0xffe0003f, WR_D|RD_S|RD_T|FP_S,    0,               I1      },
1062
{"mul.ob",  "X,Y,Q",    0x78000030, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX|SB1  },
1063
{"mul.ob",  "D,S,T",    0x4ac00030, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
1064
{"mul.ob",  "D,S,T[e]", 0x48000030, 0xfe20003f, WR_D|RD_S|RD_T,         0,               N54     },
1065
{"mul.ob",  "D,S,k",    0x4bc00030, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
1066
{"mul.ps",  "D,V,T",    0x46c00002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,               I5_33|IL2F      },
1067
{"mul.ps",  "D,V,T",    0x45600002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,               IL2E    },
1068
{"mul.qh",  "X,Y,Q",    0x78200030, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX      },
1069
{"mul",     "d,v,t",    0x70000002, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,               I32|P3|N55},
1070
{"mul",     "d,s,t",    0x00000058, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N54     },
1071
{"mul",     "d,v,t",    0,    (int) M_MUL,       INSN_MACRO,             0,               I1      },
1072
{"mul",     "d,v,I",    0,    (int) M_MUL_I,     INSN_MACRO,             0,               I1      },
1073
{"mula.ob", "Y,Q",      0x78000033, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,        MX|SB1  },
1074
{"mula.ob", "S,T",      0x4ac00033, 0xffe007ff, WR_CC|RD_S|RD_T,        0,               N54     },
1075
{"mula.ob", "S,T[e]",   0x48000033, 0xfe2007ff, WR_CC|RD_S|RD_T,        0,               N54     },
1076
{"mula.ob", "S,k",      0x4bc00033, 0xffe007ff, WR_CC|RD_S|RD_T,        0,               N54     },
1077
{"mula.qh", "Y,Q",      0x78200033, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,        MX      },
1078
{"mulhi",   "d,s,t",    0x00000258, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N5      },
1079
{"mulhiu",  "d,s,t",    0x00000259, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N5      },
1080
{"mull.ob", "Y,Q",      0x78000433, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,        MX|SB1  },
1081
{"mull.ob", "S,T",      0x4ac00433, 0xffe007ff, WR_CC|RD_S|RD_T,        0,               N54     },
1082
{"mull.ob", "S,T[e]",   0x48000433, 0xfe2007ff, WR_CC|RD_S|RD_T,        0,               N54     },
1083
{"mull.ob", "S,k",      0x4bc00433, 0xffe007ff, WR_CC|RD_S|RD_T,        0,               N54     },
1084
{"mull.qh", "Y,Q",      0x78200433, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,        MX      },
1085
{"mulo",    "d,v,t",    0,    (int) M_MULO,      INSN_MACRO,             0,               I1      },
1086
{"mulo",    "d,v,I",    0,    (int) M_MULO_I,    INSN_MACRO,             0,               I1      },
1087
{"mulou",   "d,v,t",    0,    (int) M_MULOU,     INSN_MACRO,             0,               I1      },
1088
{"mulou",   "d,v,I",    0,    (int) M_MULOU_I,   INSN_MACRO,             0,               I1      },
1089
{"mulr.ps", "D,S,T",    0x46c0001a, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,               M3D     },
1090
{"muls",    "d,s,t",    0x000000d8, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N5      },
1091
{"mulsu",   "d,s,t",    0x000000d9, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N5      },
1092
{"mulshi",  "d,s,t",    0x000002d8, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N5      },
1093
{"mulshiu", "d,s,t",    0x000002d9, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N5      },
1094
{"muls.ob", "Y,Q",      0x78000032, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,        MX|SB1  },
1095
{"muls.ob", "S,T",      0x4ac00032, 0xffe007ff, WR_CC|RD_S|RD_T,        0,               N54     },
1096
{"muls.ob", "S,T[e]",   0x48000032, 0xfe2007ff, WR_CC|RD_S|RD_T,        0,               N54     },
1097
{"muls.ob", "S,k",      0x4bc00032, 0xffe007ff, WR_CC|RD_S|RD_T,        0,               N54     },
1098
{"muls.qh", "Y,Q",      0x78200032, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,        MX      },
1099
{"mulsl.ob", "Y,Q",     0x78000432, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,        MX|SB1  },
1100
{"mulsl.ob", "S,T",     0x4ac00432, 0xffe007ff, WR_CC|RD_S|RD_T,        0,               N54     },
1101
{"mulsl.ob", "S,T[e]",  0x48000432, 0xfe2007ff, WR_CC|RD_S|RD_T,        0,               N54     },
1102
{"mulsl.ob", "S,k",     0x4bc00432, 0xffe007ff, WR_CC|RD_S|RD_T,        0,               N54     },
1103
{"mulsl.qh", "Y,Q",     0x78200432, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,        MX      },
1104
{"mult",    "s,t",      0x00000018, 0xfc00ffff, RD_s|RD_t|WR_HILO|IS_M, 0,               I1      },
1105
{"mult",    "7,s,t",    0x00000018, 0xfc00e7ff, WR_a|RD_s|RD_t,         0,              D32      },
1106
{"mult",    "d,s,t",    0x00000018, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d|IS_M, 0,          G1      },
1107
{"multp",   "s,t",      0x00000459, 0xfc00ffff, RD_s|RD_t|MOD_HILO,     0,               SMT     },
1108
{"multu",   "s,t",      0x00000019, 0xfc00ffff, RD_s|RD_t|WR_HILO|IS_M, 0,               I1      },
1109
{"multu",   "7,s,t",    0x00000019, 0xfc00e7ff, WR_a|RD_s|RD_t,         0,              D32      },
1110
{"multu",   "d,s,t",    0x00000019, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d|IS_M, 0,          G1      },
1111
{"mulu",    "d,s,t",    0x00000059, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,               N5      },
1112
{"neg",     "d,w",      0x00000022, 0xffe007ff, WR_d|RD_t,              0,               I1      }, /* sub 0 */
1113
{"negu",    "d,w",      0x00000023, 0xffe007ff, WR_d|RD_t,              0,               I1      }, /* subu 0 */
1114
{"neg.d",   "D,V",      0x46200007, 0xffff003f, WR_D|RD_S|FP_D,         0,               I1      },
1115
{"neg.s",   "D,V",      0x46000007, 0xffff003f, WR_D|RD_S|FP_S,         0,               I1      },
1116
{"neg.ps",  "D,V",      0x46c00007, 0xffff003f, WR_D|RD_S|FP_D,         0,               I5_33|IL2F      },
1117
{"neg.ps",  "D,V",      0x45600007, 0xffff003f, WR_D|RD_S|FP_D,         0,               IL2E    },
1118
{"nmadd.d", "D,R,S,T",  0x4c000031, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0,             I4_33   },
1119
{"nmadd.d",     "D,S,T",        0x4620001a,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1120
{"nmadd.d",     "D,S,T",        0x7220001a,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F    },
1121
{"nmadd.s", "D,R,S,T",  0x4c000030, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, 0,             I4_33   },
1122
{"nmadd.s",     "D,S,T",        0x4600001a,     0xffe0003f,     RD_S|RD_T|WR_D|FP_S,    0,       IL2E    },
1123
{"nmadd.s",     "D,S,T",        0x7200001a,     0xffe0003f,     RD_S|RD_T|WR_D|FP_S,    0,       IL2F    },
1124
{"nmadd.ps","D,R,S,T",  0x4c000036, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0,             I5_33   },
1125
{"nmadd.ps",    "D,S,T",        0x4560001a,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1126
{"nmadd.ps",    "D,S,T",        0x7160001a,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F    },
1127
{"nmsub.d", "D,R,S,T",  0x4c000039, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0,             I4_33   },
1128
{"nmsub.d",     "D,S,T",        0x4620001b,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1129
{"nmsub.d",     "D,S,T",        0x7220001b,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F    },
1130
{"nmsub.s", "D,R,S,T",  0x4c000038, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, 0,             I4_33   },
1131
{"nmsub.s",     "D,S,T",        0x4600001b,     0xffe0003f,     RD_S|RD_T|WR_D|FP_S,    0,       IL2E    },
1132
{"nmsub.s",     "D,S,T",        0x7200001b,     0xffe0003f,     RD_S|RD_T|WR_D|FP_S,    0,       IL2F    },
1133
{"nmsub.ps","D,R,S,T",  0x4c00003e, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0,             I5_33   },
1134
{"nmsub.ps",    "D,S,T",        0x4560001b,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1135
{"nmsub.ps",    "D,S,T",        0x7160001b,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F    },
1136
/* nop is at the start of the table.  */
1137
{"nor",     "d,v,t",    0x00000027, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I1      },
1138
{"nor",     "t,r,I",    0,    (int) M_NOR_I,     INSN_MACRO,             0,               I1      },
1139
{"nor", "D,S,T",        0x47a00002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1140
{"nor", "D,S,T",        0x4ba00002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1141
{"nor.ob",  "X,Y,Q",    0x7800000f, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX|SB1  },
1142
{"nor.ob",  "D,S,T",    0x4ac0000f, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
1143
{"nor.ob",  "D,S,T[e]", 0x4800000f, 0xfe20003f, WR_D|RD_S|RD_T,         0,               N54     },
1144
{"nor.ob",  "D,S,k",    0x4bc0000f, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
1145
{"nor.qh",  "X,Y,Q",    0x7820000f, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX      },
1146
{"not",     "d,v",      0x00000027, 0xfc1f07ff, WR_d|RD_s|RD_t,         0,               I1      },/*nor d,s,0*/
1147
{"or",      "d,v,t",    0x00000025, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I1      },
1148
{"or",      "t,r,I",    0,    (int) M_OR_I,      INSN_MACRO,             0,               I1      },
1149
{"or",  "D,S,T",        0x45a00000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1150
{"or",  "D,S,T",        0x4b20000c,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1151
{"or.ob",   "X,Y,Q",    0x7800000e, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX|SB1  },
1152
{"or.ob",   "D,S,T",    0x4ac0000e, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
1153
{"or.ob",   "D,S,T[e]", 0x4800000e, 0xfe20003f, WR_D|RD_S|RD_T,         0,               N54     },
1154
{"or.ob",   "D,S,k",    0x4bc0000e, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
1155
{"or.qh",   "X,Y,Q",    0x7820000e, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX      },
1156
{"ori",     "t,r,i",    0x34000000, 0xfc000000, WR_t|RD_s,              0,               I1      },
1157
{"pabsdiff.ob", "X,Y,Q",0x78000009, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               SB1     },
1158
{"pabsdiffc.ob", "Y,Q", 0x78000035, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,        SB1     },
1159
{"pavg.ob", "X,Y,Q",    0x78000008, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               SB1     },
1160
{"pickf.ob", "X,Y,Q",   0x78000002, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX|SB1  },
1161
{"pickf.ob", "D,S,T",   0x4ac00002, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
1162
{"pickf.ob", "D,S,T[e]",0x48000002, 0xfe20003f, WR_D|RD_S|RD_T,         0,               N54     },
1163
{"pickf.ob", "D,S,k",   0x4bc00002, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
1164
{"pickf.qh", "X,Y,Q",   0x78200002, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX      },
1165
{"pickt.ob", "X,Y,Q",   0x78000003, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX|SB1  },
1166
{"pickt.ob", "D,S,T",   0x4ac00003, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
1167
{"pickt.ob", "D,S,T[e]",0x48000003, 0xfe20003f, WR_D|RD_S|RD_T,         0,               N54     },
1168
{"pickt.ob", "D,S,k",   0x4bc00003, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
1169
{"pickt.qh", "X,Y,Q",   0x78200003, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX      },
1170
{"pll.ps",  "D,V,T",    0x46c0002c, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,               I5_33   },
1171
{"plu.ps",  "D,V,T",    0x46c0002d, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,               I5_33   },
1172
{"pop",     "d,v",      0x7000002c, 0xfc1f07ff, WR_d|RD_s,              0,               IOCT    },
1173
  /* pref and prefx are at the start of the table.  */
1174
{"pul.ps",  "D,V,T",    0x46c0002e, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,               I5_33   },
1175
{"puu.ps",  "D,V,T",    0x46c0002f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,               I5_33   },
1176
{"pperm",   "s,t",      0x70000481, 0xfc00ffff, MOD_HILO|RD_s|RD_t,     0,               SMT     },
1177
{"rach.ob", "X",        0x7a00003f, 0xfffff83f, WR_D|FP_D,              RD_MACC,        MX|SB1  },
1178
{"rach.ob", "D",        0x4a00003f, 0xfffff83f, WR_D,                   0,               N54     },
1179
{"rach.qh", "X",        0x7a20003f, 0xfffff83f, WR_D|FP_D,              RD_MACC,        MX      },
1180
{"racl.ob", "X",        0x7800003f, 0xfffff83f, WR_D|FP_D,              RD_MACC,        MX|SB1  },
1181
{"racl.ob", "D",        0x4800003f, 0xfffff83f, WR_D,                   0,               N54     },
1182
{"racl.qh", "X",        0x7820003f, 0xfffff83f, WR_D|FP_D,              RD_MACC,        MX      },
1183
{"racm.ob", "X",        0x7900003f, 0xfffff83f, WR_D|FP_D,              RD_MACC,        MX|SB1  },
1184
{"racm.ob", "D",        0x4900003f, 0xfffff83f, WR_D,                   0,               N54     },
1185
{"racm.qh", "X",        0x7920003f, 0xfffff83f, WR_D|FP_D,              RD_MACC,        MX      },
1186
{"recip.d", "D,S",      0x46200015, 0xffff003f, WR_D|RD_S|FP_D,         0,               I4_33   },
1187
{"recip.ps","D,S",      0x46c00015, 0xffff003f, WR_D|RD_S|FP_D,         0,               SB1     },
1188
{"recip.s", "D,S",      0x46000015, 0xffff003f, WR_D|RD_S|FP_S,         0,               I4_33   },
1189
{"recip1.d",  "D,S",    0x4620001d, 0xffff003f, WR_D|RD_S|FP_D,         0,               M3D     },
1190
{"recip1.ps", "D,S",    0x46c0001d, 0xffff003f, WR_D|RD_S|FP_S,         0,               M3D     },
1191
{"recip1.s",  "D,S",    0x4600001d, 0xffff003f, WR_D|RD_S|FP_S,         0,               M3D     },
1192
{"recip2.d",  "D,S,T",  0x4620001c, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,               M3D     },
1193
{"recip2.ps", "D,S,T",  0x46c0001c, 0xffe0003f, WR_D|RD_S|RD_T|FP_S,    0,               M3D     },
1194
{"recip2.s",  "D,S,T",  0x4600001c, 0xffe0003f, WR_D|RD_S|RD_T|FP_S,    0,               M3D     },
1195
{"rem",     "z,s,t",    0x0000001a, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,               I1      },
1196
{"rem",     "d,v,t",    0,    (int) M_REM_3,     INSN_MACRO,             0,               I1      },
1197
{"rem",     "d,v,I",    0,    (int) M_REM_3I,    INSN_MACRO,             0,               I1      },
1198
{"remu",    "z,s,t",    0x0000001b, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,               I1      },
1199
{"remu",    "d,v,t",    0,    (int) M_REMU_3,    INSN_MACRO,             0,               I1      },
1200
{"remu",    "d,v,I",    0,    (int) M_REMU_3I,   INSN_MACRO,             0,               I1      },
1201
{"rdhwr",   "t,K",      0x7c00003b, 0xffe007ff, WR_t,                   0,               I33     },
1202
{"rdpgpr",  "d,w",      0x41400000, 0xffe007ff, WR_d,                   0,               I33     },
1203
{"rfe",     "",         0x42000010, 0xffffffff, 0,                       0,               I1|T3   },
1204
{"rnas.qh", "X,Q",      0x78200025, 0xfc20f83f, WR_D|RD_T|FP_D,         RD_MACC,        MX      },
1205
{"rnau.ob", "X,Q",      0x78000021, 0xfc20f83f, WR_D|RD_T|FP_D,         RD_MACC,        MX|SB1  },
1206
{"rnau.qh", "X,Q",      0x78200021, 0xfc20f83f, WR_D|RD_T|FP_D,         RD_MACC,        MX      },
1207
{"rnes.qh", "X,Q",      0x78200026, 0xfc20f83f, WR_D|RD_T|FP_D,         RD_MACC,        MX      },
1208
{"rneu.ob", "X,Q",      0x78000022, 0xfc20f83f, WR_D|RD_T|FP_D,         RD_MACC,        MX|SB1  },
1209
{"rneu.qh", "X,Q",      0x78200022, 0xfc20f83f, WR_D|RD_T|FP_D,         RD_MACC,        MX      },
1210
{"rol",     "d,v,t",    0,    (int) M_ROL,       INSN_MACRO,             0,               I1      },
1211
{"rol",     "d,v,I",    0,    (int) M_ROL_I,     INSN_MACRO,             0,               I1      },
1212
{"ror",     "d,v,t",    0,    (int) M_ROR,       INSN_MACRO,             0,               I1      },
1213
{"ror",     "d,v,I",    0,    (int) M_ROR_I,     INSN_MACRO,             0,               I1      },
1214
{"ror",     "d,w,<",    0x00200002, 0xffe0003f, WR_d|RD_t,              0,               N5|I33|SMT },
1215
{"rorv",    "d,t,s",    0x00000046, 0xfc0007ff, RD_t|RD_s|WR_d,         0,               N5|I33|SMT },
1216
{"rotl",    "d,v,t",    0,    (int) M_ROL,       INSN_MACRO,             0,               I33|SMT },
1217
{"rotl",    "d,v,I",    0,    (int) M_ROL_I,     INSN_MACRO,             0,               I33|SMT },
1218
{"rotr",    "d,v,t",    0,    (int) M_ROR,       INSN_MACRO,             0,               I33|SMT },
1219
{"rotr",    "d,v,I",    0,    (int) M_ROR_I,     INSN_MACRO,             0,               I33|SMT },
1220
{"rotrv",   "d,t,s",    0x00000046, 0xfc0007ff, RD_t|RD_s|WR_d,         0,               I33|SMT },
1221
{"round.l.d", "D,S",    0x46200008, 0xffff003f, WR_D|RD_S|FP_D,         0,               I3_33   },
1222
{"round.l.s", "D,S",    0x46000008, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,               I3_33   },
1223
{"round.w.d", "D,S",    0x4620000c, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,               I2      },
1224
{"round.w.s", "D,S",    0x4600000c, 0xffff003f, WR_D|RD_S|FP_S,         0,               I2      },
1225
{"rsqrt.d", "D,S",      0x46200016, 0xffff003f, WR_D|RD_S|FP_D,         0,               I4_33   },
1226
{"rsqrt.ps","D,S",      0x46c00016, 0xffff003f, WR_D|RD_S|FP_D,         0,               SB1     },
1227
{"rsqrt.s", "D,S",      0x46000016, 0xffff003f, WR_D|RD_S|FP_S,         0,               I4_33   },
1228
{"rsqrt1.d",  "D,S",    0x4620001e, 0xffff003f, WR_D|RD_S|FP_D,         0,               M3D     },
1229
{"rsqrt1.ps", "D,S",    0x46c0001e, 0xffff003f, WR_D|RD_S|FP_S,         0,               M3D     },
1230
{"rsqrt1.s",  "D,S",    0x4600001e, 0xffff003f, WR_D|RD_S|FP_S,         0,               M3D     },
1231
{"rsqrt2.d",  "D,S,T",  0x4620001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,               M3D     },
1232
{"rsqrt2.ps", "D,S,T",  0x46c0001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_S,    0,               M3D     },
1233
{"rsqrt2.s",  "D,S,T",  0x4600001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_S,    0,               M3D     },
1234
{"rzs.qh",  "X,Q",      0x78200024, 0xfc20f83f, WR_D|RD_T|FP_D,         RD_MACC,        MX      },
1235
{"rzu.ob",  "X,Q",      0x78000020, 0xfc20f83f, WR_D|RD_T|FP_D,         RD_MACC,        MX|SB1  },
1236
{"rzu.ob",  "D,k",      0x4bc00020, 0xffe0f83f, WR_D|RD_S|RD_T,         0,               N54     },
1237
{"rzu.qh",  "X,Q",      0x78200020, 0xfc20f83f, WR_D|RD_T|FP_D,         RD_MACC,        MX      },
1238
{"sb",      "t,o(b)",   0xa0000000, 0xfc000000, SM|RD_t|RD_b,           0,               I1      },
1239
{"sb",      "t,A(b)",   0,    (int) M_SB_AB,     INSN_MACRO,             0,               I1      },
1240
{"sc",      "t,o(b)",   0xe0000000, 0xfc000000, SM|RD_t|WR_t|RD_b,      0,               I2      },
1241
{"sc",      "t,A(b)",   0,    (int) M_SC_AB,     INSN_MACRO,             0,               I2      },
1242
{"scd",     "t,o(b)",   0xf0000000, 0xfc000000, SM|RD_t|WR_t|RD_b,      0,               I3      },
1243
{"scd",     "t,A(b)",   0,    (int) M_SCD_AB,    INSN_MACRO,             0,               I3      },
1244
/* The macro has to be first to handle o32 correctly.  */
1245
{"sd",      "t,o(b)",   0,    (int) M_SD_OB,     INSN_MACRO,             0,               I1      },
1246
{"sd",      "t,o(b)",   0xfc000000, 0xfc000000, SM|RD_t|RD_b,           0,               I3      },
1247
{"sd",      "t,A(b)",   0,    (int) M_SD_AB,     INSN_MACRO,             0,               I1      },
1248
{"sdbbp",   "",         0x0000000e, 0xffffffff, TRAP,                   0,               G2      },
1249
{"sdbbp",   "c",        0x0000000e, 0xfc00ffff, TRAP,                   0,               G2      },
1250
{"sdbbp",   "c,q",      0x0000000e, 0xfc00003f, TRAP,                   0,               G2      },
1251
{"sdbbp",   "",         0x7000003f, 0xffffffff, TRAP,                   0,               I32     },
1252
{"sdbbp",   "B",        0x7000003f, 0xfc00003f, TRAP,                   0,               I32     },
1253
{"sdc1",    "T,o(b)",   0xf4000000, 0xfc000000, SM|RD_T|RD_b|FP_D,      0,               I2      },
1254
{"sdc1",    "E,o(b)",   0xf4000000, 0xfc000000, SM|RD_T|RD_b|FP_D,      0,               I2      },
1255
{"sdc1",    "T,A(b)",   0,    (int) M_SDC1_AB,   INSN_MACRO,             INSN2_M_FP_D,   I2      },
1256
{"sdc1",    "E,A(b)",   0,    (int) M_SDC1_AB,   INSN_MACRO,             INSN2_M_FP_D,   I2      },
1257
{"sdc2",    "E,o(b)",   0xf8000000, 0xfc000000, SM|RD_C2|RD_b,          0,               I2      },
1258
{"sdc2",    "E,A(b)",   0,    (int) M_SDC2_AB,   INSN_MACRO,             0,               I2      },
1259
{"sdc3",    "E,o(b)",   0xfc000000, 0xfc000000, SM|RD_C3|RD_b,          0,               I2      },
1260
{"sdc3",    "E,A(b)",   0,    (int) M_SDC3_AB,   INSN_MACRO,             0,               I2      },
1261
{"s.d",     "T,o(b)",   0xf4000000, 0xfc000000, SM|RD_T|RD_b|FP_D,      0,               I2      },
1262
{"s.d",     "T,o(b)",   0,    (int) M_S_DOB,     INSN_MACRO,             INSN2_M_FP_D,   I1      },
1263
{"s.d",     "T,A(b)",   0,    (int) M_S_DAB,     INSN_MACRO,             INSN2_M_FP_D,   I1      },
1264
{"sdl",     "t,o(b)",   0xb0000000, 0xfc000000, SM|RD_t|RD_b,           0,               I3      },
1265
{"sdl",     "t,A(b)",   0,    (int) M_SDL_AB,    INSN_MACRO,             0,               I3      },
1266
{"sdr",     "t,o(b)",   0xb4000000, 0xfc000000, SM|RD_t|RD_b,           0,               I3      },
1267
{"sdr",     "t,A(b)",   0,    (int) M_SDR_AB,    INSN_MACRO,             0,               I3      },
1268
{"sdxc1",   "S,t(b)",   0x4c000009, 0xfc0007ff, SM|RD_S|RD_t|RD_b|FP_D, 0,               I4_33   },
1269
{"seb",     "d,w",      0x7c000420, 0xffe007ff, WR_d|RD_t,              0,               I33     },
1270
{"seh",     "d,w",      0x7c000620, 0xffe007ff, WR_d|RD_t,              0,               I33     },
1271
{"selsl",   "d,v,t",    0x00000005, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               L1      },
1272
{"selsr",   "d,v,t",    0x00000001, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               L1      },
1273
{"seq",     "d,v,t",    0x7000002a, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               IOCT    },
1274
{"seq",     "d,v,t",    0,    (int) M_SEQ,       INSN_MACRO,             0,               I1      },
1275
{"seq",     "d,v,I",    0,    (int) M_SEQ_I,     INSN_MACRO,             0,               I1      },
1276
{"seq", "S,T",          0x46a00032,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D,   0,       IL2E    },
1277
{"seq", "S,T",          0x4ba0000c,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D,   0,       IL2F|IL3A       },
1278
{"seqi",    "t,r,+Q",   0x7000002e, 0xfc00003f, WR_t|RD_s,              0,               IOCT    },
1279
{"sge",     "d,v,t",    0,    (int) M_SGE,       INSN_MACRO,             0,               I1      },
1280
{"sge",     "d,v,I",    0,    (int) M_SGE_I,     INSN_MACRO,             0,               I1      },
1281
{"sgeu",    "d,v,t",    0,    (int) M_SGEU,      INSN_MACRO,             0,               I1      },
1282
{"sgeu",    "d,v,I",    0,    (int) M_SGEU_I,    INSN_MACRO,             0,               I1      },
1283
{"sgt",     "d,v,t",    0,    (int) M_SGT,       INSN_MACRO,             0,               I1      },
1284
{"sgt",     "d,v,I",    0,    (int) M_SGT_I,     INSN_MACRO,             0,               I1      },
1285
{"sgtu",    "d,v,t",    0,    (int) M_SGTU,      INSN_MACRO,             0,               I1      },
1286
{"sgtu",    "d,v,I",    0,    (int) M_SGTU_I,    INSN_MACRO,             0,               I1      },
1287
{"sh",      "t,o(b)",   0xa4000000, 0xfc000000, SM|RD_t|RD_b,           0,               I1      },
1288
{"sh",      "t,A(b)",   0,    (int) M_SH_AB,     INSN_MACRO,             0,               I1      },
1289
{"shfl.bfla.qh", "X,Y,Z", 0x7a20001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,               MX      },
1290
{"shfl.mixh.ob", "X,Y,Z", 0x7980001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,               MX|SB1  },
1291
{"shfl.mixh.ob", "D,S,T", 0x4980001f, 0xffe0003f, WR_D|RD_S|RD_T,       0,               N54     },
1292
{"shfl.mixh.qh", "X,Y,Z", 0x7820001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,               MX      },
1293
{"shfl.mixl.ob", "X,Y,Z", 0x79c0001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,               MX|SB1  },
1294
{"shfl.mixl.ob", "D,S,T", 0x49c0001f, 0xffe0003f, WR_D|RD_S|RD_T,       0,               N54     },
1295
{"shfl.mixl.qh", "X,Y,Z", 0x78a0001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,               MX      },
1296
{"shfl.pach.ob", "X,Y,Z", 0x7900001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,               MX|SB1  },
1297
{"shfl.pach.ob", "D,S,T", 0x4900001f, 0xffe0003f, WR_D|RD_S|RD_T,       0,               N54     },
1298
{"shfl.pach.qh", "X,Y,Z", 0x7920001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,               MX      },
1299
{"shfl.pacl.ob", "D,S,T", 0x4940001f, 0xffe0003f, WR_D|RD_S|RD_T,       0,               N54     },
1300
{"shfl.repa.qh", "X,Y,Z", 0x7b20001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,               MX      },
1301
{"shfl.repb.qh", "X,Y,Z", 0x7ba0001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,               MX      },
1302
{"shfl.upsl.ob", "X,Y,Z", 0x78c0001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,               MX|SB1  },
1303
{"sle",     "d,v,t",    0,    (int) M_SLE,       INSN_MACRO,             0,               I1      },
1304
{"sle",     "d,v,I",    0,    (int) M_SLE_I,     INSN_MACRO,             0,               I1      },
1305
{"sle", "S,T",          0x46a0003e,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D,   0,       IL2E    },
1306
{"sle", "S,T",          0x4ba0000e,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D,   0,       IL2F|IL3A       },
1307
{"sleu",    "d,v,t",    0,    (int) M_SLEU,      INSN_MACRO,             0,               I1      },
1308
{"sleu",    "d,v,I",    0,    (int) M_SLEU_I,    INSN_MACRO,             0,               I1      },
1309
{"sleu",        "S,T",          0x4680003e,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D,   0,       IL2E    },
1310
{"sleu",        "S,T",          0x4b80000e,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D,   0,       IL2F|IL3A       },
1311
{"sllv",    "d,t,s",    0x00000004, 0xfc0007ff, WR_d|RD_t|RD_s,         0,               I1      },
1312
{"sll",     "d,w,s",    0x00000004, 0xfc0007ff, WR_d|RD_t|RD_s,         0,               I1      }, /* sllv */
1313
{"sll",     "d,w,<",    0x00000000, 0xffe0003f, WR_d|RD_t,              0,               I1      },
1314
{"sll", "D,S,T",        0x45800002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1315
{"sll", "D,S,T",        0x4b00000e,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1316
{"sll.ob",  "X,Y,Q",    0x78000010, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX|SB1  },
1317
{"sll.ob",  "D,S,T[e]", 0x48000010, 0xfe20003f, WR_D|RD_S|RD_T,         0,               N54     },
1318
{"sll.ob",  "D,S,k",    0x4bc00010, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
1319
{"sll.qh",  "X,Y,Q",    0x78200010, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX      },
1320
{"slt",     "d,v,t",    0x0000002a, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I1      },
1321
{"slt",     "d,v,I",    0,    (int) M_SLT_I,     INSN_MACRO,             0,               I1      },
1322
{"slt", "S,T",          0x46a0003c,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D,   0,       IL2E    },
1323
{"slt", "S,T",          0x4ba0000d,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D,   0,       IL2F|IL3A       },
1324
{"slti",    "t,r,j",    0x28000000, 0xfc000000, WR_t|RD_s,              0,               I1      },
1325
{"sltiu",   "t,r,j",    0x2c000000, 0xfc000000, WR_t|RD_s,              0,               I1      },
1326
{"sltu",    "d,v,t",    0x0000002b, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I1      },
1327
{"sltu",    "d,v,I",    0,    (int) M_SLTU_I,    INSN_MACRO,             0,               I1      },
1328
{"sltu",        "S,T",          0x4680003c,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D,   0,       IL2E    },
1329
{"sltu",        "S,T",          0x4b80000d,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D,   0,       IL2F|IL3A       },
1330
{"sne",     "d,v,t",    0x7000002b, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               IOCT    },
1331
{"sne",     "d,v,t",    0,    (int) M_SNE,       INSN_MACRO,             0,               I1      },
1332
{"sne",     "d,v,I",    0,    (int) M_SNE_I,     INSN_MACRO,             0,               I1      },
1333
{"snei",    "t,r,+Q",   0x7000002f, 0xfc00003f, WR_t|RD_s,              0,               IOCT    },
1334
{"sqrt.d",  "D,S",      0x46200004, 0xffff003f, WR_D|RD_S|FP_D,         0,               I2      },
1335
{"sqrt.s",  "D,S",      0x46000004, 0xffff003f, WR_D|RD_S|FP_S,         0,               I2      },
1336
{"sqrt.ps", "D,S",      0x46c00004, 0xffff003f, WR_D|RD_S|FP_D,         0,               SB1     },
1337
{"srav",    "d,t,s",    0x00000007, 0xfc0007ff, WR_d|RD_t|RD_s,         0,               I1      },
1338
{"sra",     "d,w,s",    0x00000007, 0xfc0007ff, WR_d|RD_t|RD_s,         0,               I1      }, /* srav */
1339
{"sra",     "d,w,<",    0x00000003, 0xffe0003f, WR_d|RD_t,              0,               I1      },
1340
{"sra", "D,S,T",        0x45c00003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1341
{"sra", "D,S,T",        0x4b40000f,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1342
{"sra.qh",  "X,Y,Q",    0x78200013, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX      },
1343
{"srlv",    "d,t,s",    0x00000006, 0xfc0007ff, WR_d|RD_t|RD_s,         0,               I1      },
1344
{"srl",     "d,w,s",    0x00000006, 0xfc0007ff, WR_d|RD_t|RD_s,         0,               I1      }, /* srlv */
1345
{"srl",     "d,w,<",    0x00000002, 0xffe0003f, WR_d|RD_t,              0,               I1      },
1346
{"srl", "D,S,T",        0x45800003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1347
{"srl", "D,S,T",        0x4b00000f,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1348
{"srl.ob",  "X,Y,Q",    0x78000012, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX|SB1  },
1349
{"srl.ob",  "D,S,T[e]", 0x48000012, 0xfe20003f, WR_D|RD_S|RD_T,         0,               N54     },
1350
{"srl.ob",  "D,S,k",    0x4bc00012, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
1351
{"srl.qh",  "X,Y,Q",    0x78200012, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX      },
1352
/* ssnop is at the start of the table.  */
1353
{"standby", "",         0x42000021, 0xffffffff, 0,                       0,               V1      },
1354
{"sub",     "d,v,t",    0x00000022, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I1      },
1355
{"sub",     "d,v,I",    0,    (int) M_SUB_I,     INSN_MACRO,             0,               I1      },
1356
{"sub", "D,S,T",        0x45c00001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_S,    0,       IL2E    },
1357
{"sub", "D,S,T",        0x4b40000d,     0xffe0003f,     RD_S|RD_T|WR_D|FP_S,    0,       IL2F|IL3A       },
1358
{"sub.d",   "D,V,T",    0x46200001, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,               I1      },
1359
{"sub.s",   "D,V,T",    0x46000001, 0xffe0003f, WR_D|RD_S|RD_T|FP_S,    0,               I1      },
1360
{"sub.ob",  "X,Y,Q",    0x7800000a, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX|SB1  },
1361
{"sub.ob",  "D,S,T",    0x4ac0000a, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
1362
{"sub.ob",  "D,S,T[e]", 0x4800000a, 0xfe20003f, WR_D|RD_S|RD_T,         0,               N54     },
1363
{"sub.ob",  "D,S,k",    0x4bc0000a, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
1364
{"sub.ps",  "D,V,T",    0x46c00001, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,               I5_33|IL2F      },
1365
{"sub.ps",  "D,V,T",    0x45600001, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,               IL2E    },
1366
{"sub.qh",  "X,Y,Q",    0x7820000a, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX      },
1367
{"suba.ob", "Y,Q",      0x78000036, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,        MX|SB1  },
1368
{"suba.qh", "Y,Q",      0x78200036, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,        MX      },
1369
{"subl.ob", "Y,Q",      0x78000436, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,        MX|SB1  },
1370
{"subl.qh", "Y,Q",      0x78200436, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,        MX      },
1371
{"subu",    "d,v,t",    0x00000023, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I1      },
1372
{"subu",    "d,v,I",    0,    (int) M_SUBU_I,    INSN_MACRO,             0,               I1      },
1373
{"subu",        "D,S,T",        0x45800001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_S,    0,       IL2E    },
1374
{"subu",        "D,S,T",        0x4b00000d,     0xffe0003f,     RD_S|RD_T|WR_D|FP_S,    0,       IL2F|IL3A       },
1375
{"suspend", "",         0x42000022, 0xffffffff, 0,                       0,               V1      },
1376
{"suxc1",   "S,t(b)",   0x4c00000d, 0xfc0007ff, SM|RD_S|RD_t|RD_b|FP_D, 0,               I5_33|N55},
1377
{"sw",      "t,o(b)",   0xac000000, 0xfc000000, SM|RD_t|RD_b,           0,               I1      },
1378
{"sw",      "t,A(b)",   0,    (int) M_SW_AB,     INSN_MACRO,             0,               I1      },
1379
{"swapw",   "t,b",      0x70000014, 0xfc00ffff, SM|RD_t|WR_t|RD_b,      0,               XLR     },
1380
{"swapwu",  "t,b",      0x70000015, 0xfc00ffff, SM|RD_t|WR_t|RD_b,      0,               XLR     },
1381
{"swapd",   "t,b",      0x70000016, 0xfc00ffff, SM|RD_t|WR_t|RD_b,      0,               XLR     },
1382
{"swc0",    "E,o(b)",   0xe0000000, 0xfc000000, SM|RD_C0|RD_b,          0,               I1      },
1383
{"swc0",    "E,A(b)",   0,    (int) M_SWC0_AB,   INSN_MACRO,             0,               I1      },
1384
{"swc1",    "T,o(b)",   0xe4000000, 0xfc000000, SM|RD_T|RD_b|FP_S,      0,               I1      },
1385
{"swc1",    "E,o(b)",   0xe4000000, 0xfc000000, SM|RD_T|RD_b|FP_S,      0,               I1      },
1386
{"swc1",    "T,A(b)",   0,    (int) M_SWC1_AB,   INSN_MACRO,             INSN2_M_FP_S,   I1      },
1387
{"swc1",    "E,A(b)",   0,    (int) M_SWC1_AB,   INSN_MACRO,             INSN2_M_FP_S,   I1      },
1388
{"s.s",     "T,o(b)",   0xe4000000, 0xfc000000, SM|RD_T|RD_b|FP_S,      0,               I1      }, /* swc1 */
1389
{"s.s",     "T,A(b)",   0,    (int) M_SWC1_AB,   INSN_MACRO,             INSN2_M_FP_S,   I1      },
1390
{"swc2",    "E,o(b)",   0xe8000000, 0xfc000000, SM|RD_C2|RD_b,          0,               I1      },
1391
{"swc2",    "E,A(b)",   0,    (int) M_SWC2_AB,   INSN_MACRO,             0,               I1      },
1392
{"swc3",    "E,o(b)",   0xec000000, 0xfc000000, SM|RD_C3|RD_b,          0,               I1      },
1393
{"swc3",    "E,A(b)",   0,    (int) M_SWC3_AB,   INSN_MACRO,             0,               I1      },
1394
{"swl",     "t,o(b)",   0xa8000000, 0xfc000000, SM|RD_t|RD_b,           0,               I1      },
1395
{"swl",     "t,A(b)",   0,    (int) M_SWL_AB,    INSN_MACRO,             0,               I1      },
1396
{"scache",  "t,o(b)",   0xa8000000, 0xfc000000, RD_t|RD_b,              0,               I2      }, /* same */
1397
{"scache",  "t,A(b)",   0,    (int) M_SWL_AB,    INSN_MACRO,             0,               I2      }, /* as swl */
1398
{"swr",     "t,o(b)",   0xb8000000, 0xfc000000, SM|RD_t|RD_b,           0,               I1      },
1399
{"swr",     "t,A(b)",   0,    (int) M_SWR_AB,    INSN_MACRO,             0,               I1      },
1400
{"invalidate", "t,o(b)",0xb8000000, 0xfc000000, RD_t|RD_b,              0,               I2      }, /* same */
1401
{"invalidate", "t,A(b)",0,    (int) M_SWR_AB,    INSN_MACRO,             0,               I2      }, /* as swr */
1402
{"swxc1",   "S,t(b)",   0x4c000008, 0xfc0007ff, SM|RD_S|RD_t|RD_b|FP_S, 0,               I4_33   },
1403
{"synciobdma", "",      0x0000008f, 0xffffffff, INSN_SYNC,              0,               IOCT    },
1404
{"syncs",   "",         0x0000018f, 0xffffffff, INSN_SYNC,              0,               IOCT    },
1405
{"syncw",   "",         0x0000010f, 0xffffffff, INSN_SYNC,              0,               IOCT    },
1406
{"syncws",  "",         0x0000014f, 0xffffffff, INSN_SYNC,              0,               IOCT    },
1407
{"sync_acquire", "",    0x0000044f, 0xffffffff, INSN_SYNC,              0,               I33     },
1408
{"sync_mb", "",         0x0000040f, 0xffffffff, INSN_SYNC,              0,               I33     },
1409
{"sync_release", "",    0x0000048f, 0xffffffff, INSN_SYNC,              0,               I33     },
1410
{"sync_rmb", "",        0x000004cf, 0xffffffff, INSN_SYNC,              0,               I33     },
1411
{"sync_wmb", "",        0x0000010f, 0xffffffff, INSN_SYNC,              0,               I33     },
1412
{"sync",    "",         0x0000000f, 0xffffffff, INSN_SYNC,              0,               I2|G1   },
1413
{"sync",    "1",        0x0000000f, 0xfffff83f, INSN_SYNC,              0,               I32     },
1414
{"sync.p",  "",         0x0000040f, 0xffffffff, INSN_SYNC,              0,               I2      },
1415
{"sync.l",  "",         0x0000000f, 0xffffffff, INSN_SYNC,              0,               I2      },
1416
{"synci",   "o(b)",     0x041f0000, 0xfc1f0000, SM|RD_b,                0,               I33     },
1417
{"syscall", "",         0x0000000c, 0xffffffff, TRAP,                   0,               I1      },
1418
{"syscall", "B",        0x0000000c, 0xfc00003f, TRAP,                   0,               I1      },
1419
{"teqi",    "s,j",      0x040c0000, 0xfc1f0000, RD_s|TRAP,              0,               I2      },
1420
{"teq",     "s,t",      0x00000034, 0xfc00ffff, RD_s|RD_t|TRAP,         0,               I2      },
1421
{"teq",     "s,t,q",    0x00000034, 0xfc00003f, RD_s|RD_t|TRAP,         0,               I2      },
1422
{"teq",     "s,j",      0x040c0000, 0xfc1f0000, RD_s|TRAP,              0,               I2      }, /* teqi */
1423
{"teq",     "s,I",      0,    (int) M_TEQ_I,     INSN_MACRO,             0,               I2      },
1424
{"tgei",    "s,j",      0x04080000, 0xfc1f0000, RD_s|TRAP,              0,               I2      },
1425
{"tge",     "s,t",      0x00000030, 0xfc00ffff, RD_s|RD_t|TRAP,         0,               I2      },
1426
{"tge",     "s,t,q",    0x00000030, 0xfc00003f, RD_s|RD_t|TRAP,         0,               I2      },
1427
{"tge",     "s,j",      0x04080000, 0xfc1f0000, RD_s|TRAP,              0,               I2      }, /* tgei */
1428
{"tge",     "s,I",      0,    (int) M_TGE_I,    INSN_MACRO,              0,               I2      },
1429
{"tgeiu",   "s,j",      0x04090000, 0xfc1f0000, RD_s|TRAP,              0,               I2      },
1430
{"tgeu",    "s,t",      0x00000031, 0xfc00ffff, RD_s|RD_t|TRAP,         0,               I2      },
1431
{"tgeu",    "s,t,q",    0x00000031, 0xfc00003f, RD_s|RD_t|TRAP,         0,               I2      },
1432
{"tgeu",    "s,j",      0x04090000, 0xfc1f0000, RD_s|TRAP,              0,               I2      }, /* tgeiu */
1433
{"tgeu",    "s,I",      0,    (int) M_TGEU_I,    INSN_MACRO,             0,               I2      },
1434
{"tlbp",    "",         0x42000008, 0xffffffff, INSN_TLB,               0,               I1      },
1435
{"tlbr",    "",         0x42000001, 0xffffffff, INSN_TLB,               0,               I1      },
1436
{"tlbwi",   "",         0x42000002, 0xffffffff, INSN_TLB,               0,               I1      },
1437
{"tlbwr",   "",         0x42000006, 0xffffffff, INSN_TLB,               0,               I1      },
1438
{"tlti",    "s,j",      0x040a0000, 0xfc1f0000, RD_s|TRAP,              0,               I2      },
1439
{"tlt",     "s,t",      0x00000032, 0xfc00ffff, RD_s|RD_t|TRAP,         0,               I2      },
1440
{"tlt",     "s,t,q",    0x00000032, 0xfc00003f, RD_s|RD_t|TRAP,         0,               I2      },
1441
{"tlt",     "s,j",      0x040a0000, 0xfc1f0000, RD_s|TRAP,              0,               I2      }, /* tlti */
1442
{"tlt",     "s,I",      0,    (int) M_TLT_I,     INSN_MACRO,             0,               I2      },
1443
{"tltiu",   "s,j",      0x040b0000, 0xfc1f0000, RD_s|TRAP,              0,               I2      },
1444
{"tltu",    "s,t",      0x00000033, 0xfc00ffff, RD_s|RD_t|TRAP,         0,               I2      },
1445
{"tltu",    "s,t,q",    0x00000033, 0xfc00003f, RD_s|RD_t|TRAP,         0,               I2      },
1446
{"tltu",    "s,j",      0x040b0000, 0xfc1f0000, RD_s|TRAP,              0,               I2      }, /* tltiu */
1447
{"tltu",    "s,I",      0,    (int) M_TLTU_I,    INSN_MACRO,             0,               I2      },
1448
{"tnei",    "s,j",      0x040e0000, 0xfc1f0000, RD_s|TRAP,              0,               I2      },
1449
{"tne",     "s,t",      0x00000036, 0xfc00ffff, RD_s|RD_t|TRAP,         0,               I2      },
1450
{"tne",     "s,t,q",    0x00000036, 0xfc00003f, RD_s|RD_t|TRAP,         0,               I2      },
1451
{"tne",     "s,j",      0x040e0000, 0xfc1f0000, RD_s|TRAP,              0,               I2      }, /* tnei */
1452
{"tne",     "s,I",      0,    (int) M_TNE_I,     INSN_MACRO,             0,               I2      },
1453
{"trunc.l.d", "D,S",    0x46200009, 0xffff003f, WR_D|RD_S|FP_D,         0,               I3_33   },
1454
{"trunc.l.s", "D,S",    0x46000009, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,               I3_33   },
1455
{"trunc.w.d", "D,S",    0x4620000d, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,               I2      },
1456
{"trunc.w.d", "D,S,x",  0x4620000d, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,               I2      },
1457
{"trunc.w.d", "D,S,t",  0,    (int) M_TRUNCWD,   INSN_MACRO,             INSN2_M_FP_S|INSN2_M_FP_D, I1 },
1458
{"trunc.w.s", "D,S",    0x4600000d, 0xffff003f, WR_D|RD_S|FP_S,         0,               I2      },
1459
{"trunc.w.s", "D,S,x",  0x4600000d, 0xffff003f, WR_D|RD_S|FP_S,         0,               I2      },
1460
{"trunc.w.s", "D,S,t",  0,    (int) M_TRUNCWS,   INSN_MACRO,             INSN2_M_FP_S,   I1      },
1461
{"uld",     "t,o(b)",   0,    (int) M_ULD,       INSN_MACRO,             0,               I3      },
1462
{"uld",     "t,A(b)",   0,    (int) M_ULD_A,     INSN_MACRO,             0,               I3      },
1463
{"ulh",     "t,o(b)",   0,    (int) M_ULH,       INSN_MACRO,             0,               I1      },
1464
{"ulh",     "t,A(b)",   0,    (int) M_ULH_A,     INSN_MACRO,             0,               I1      },
1465
{"ulhu",    "t,o(b)",   0,    (int) M_ULHU,      INSN_MACRO,             0,               I1      },
1466
{"ulhu",    "t,A(b)",   0,    (int) M_ULHU_A,    INSN_MACRO,             0,               I1      },
1467
{"ulw",     "t,o(b)",   0,    (int) M_ULW,       INSN_MACRO,             0,               I1      },
1468
{"ulw",     "t,A(b)",   0,    (int) M_ULW_A,     INSN_MACRO,             0,               I1      },
1469
{"usd",     "t,o(b)",   0,    (int) M_USD,       INSN_MACRO,             0,               I3      },
1470
{"usd",     "t,A(b)",   0,    (int) M_USD_A,     INSN_MACRO,             0,               I3      },
1471
{"ush",     "t,o(b)",   0,    (int) M_USH,       INSN_MACRO,             0,               I1      },
1472
{"ush",     "t,A(b)",   0,    (int) M_USH_A,     INSN_MACRO,             0,               I1      },
1473
{"usw",     "t,o(b)",   0,    (int) M_USW,       INSN_MACRO,             0,               I1      },
1474
{"usw",     "t,A(b)",   0,    (int) M_USW_A,     INSN_MACRO,             0,               I1      },
1475
{"v3mulu",  "d,v,t",    0x70000011, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               IOCT    },
1476
{"vmm0",    "d,v,t",    0x70000010, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               IOCT    },
1477
{"vmulu",   "d,v,t",    0x7000000f, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               IOCT    },
1478
{"wach.ob", "Y",        0x7a00003e, 0xffff07ff, RD_S|FP_D,              WR_MACC,        MX|SB1  },
1479
{"wach.ob", "S",        0x4a00003e, 0xffff07ff, RD_S,                   0,               N54     },
1480
{"wach.qh", "Y",        0x7a20003e, 0xffff07ff, RD_S|FP_D,              WR_MACC,        MX      },
1481
{"wacl.ob", "Y,Z",      0x7800003e, 0xffe007ff, RD_S|RD_T|FP_D,         WR_MACC,        MX|SB1  },
1482
{"wacl.ob", "S,T",      0x4800003e, 0xffe007ff, RD_S|RD_T,              0,               N54     },
1483
{"wacl.qh", "Y,Z",      0x7820003e, 0xffe007ff, RD_S|RD_T|FP_D,         WR_MACC,        MX      },
1484
{"wait",    "",         0x42000020, 0xffffffff, TRAP,                   0,               I3_32   },
1485
{"wait",    "J",        0x42000020, 0xfe00003f, TRAP,                   0,               I32|N55 },
1486
{"waiti",   "",         0x42000020, 0xffffffff, TRAP,                   0,               L1      },
1487
{"wrpgpr",  "d,w",      0x41c00000, 0xffe007ff, RD_t,                   0,               I33     },
1488
{"wsbh",    "d,w",      0x7c0000a0, 0xffe007ff, WR_d|RD_t,              0,               I33     },
1489
{"xor",     "d,v,t",    0x00000026, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               I1      },
1490
{"xor",     "t,r,I",    0,    (int) M_XOR_I,     INSN_MACRO,             0,               I1      },
1491
{"xor", "D,S,T",        0x47800002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1492
{"xor", "D,S,T",        0x4b800002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1493
{"xor.ob",  "X,Y,Q",    0x7800000d, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX|SB1  },
1494
{"xor.ob",  "D,S,T",    0x4ac0000d, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
1495
{"xor.ob",  "D,S,T[e]", 0x4800000d, 0xfe20003f, WR_D|RD_S|RD_T,         0,               N54     },
1496
{"xor.ob",  "D,S,k",    0x4bc0000d, 0xffe0003f, WR_D|RD_S|RD_T,         0,               N54     },
1497
{"xor.qh",  "X,Y,Q",    0x7820000d, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,               MX      },
1498
{"xori",    "t,r,i",    0x38000000, 0xfc000000, WR_t|RD_s,              0,               I1      },
1499
{"yield",   "s",        0x7c000009, 0xfc1fffff, TRAP|RD_s,              0,               MT32    },
1500
{"yield",   "d,s",      0x7c000009, 0xfc1f07ff, TRAP|WR_d|RD_s,         0,               MT32    },
1501
 
1502
/* User Defined Instruction.  */
1503
{"udi0",     "s,t,d,+1",0x70000010, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1504
{"udi0",     "s,t,+2",  0x70000010, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1505
{"udi0",     "s,+3",    0x70000010, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1506
{"udi0",     "+4",      0x70000010, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1507
{"udi1",     "s,t,d,+1",0x70000011, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1508
{"udi1",     "s,t,+2",  0x70000011, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1509
{"udi1",     "s,+3",    0x70000011, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1510
{"udi1",     "+4",      0x70000011, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1511
{"udi2",     "s,t,d,+1",0x70000012, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1512
{"udi2",     "s,t,+2",  0x70000012, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1513
{"udi2",     "s,+3",    0x70000012, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1514
{"udi2",     "+4",      0x70000012, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1515
{"udi3",     "s,t,d,+1",0x70000013, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1516
{"udi3",     "s,t,+2",  0x70000013, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1517
{"udi3",     "s,+3",    0x70000013, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1518
{"udi3",     "+4",      0x70000013, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1519
{"udi4",     "s,t,d,+1",0x70000014, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1520
{"udi4",     "s,t,+2",  0x70000014, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1521
{"udi4",     "s,+3",    0x70000014, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1522
{"udi4",     "+4",      0x70000014, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1523
{"udi5",     "s,t,d,+1",0x70000015, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1524
{"udi5",     "s,t,+2",  0x70000015, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1525
{"udi5",     "s,+3",    0x70000015, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1526
{"udi5",     "+4",      0x70000015, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1527
{"udi6",     "s,t,d,+1",0x70000016, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1528
{"udi6",     "s,t,+2",  0x70000016, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1529
{"udi6",     "s,+3",    0x70000016, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1530
{"udi6",     "+4",      0x70000016, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1531
{"udi7",     "s,t,d,+1",0x70000017, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1532
{"udi7",     "s,t,+2",  0x70000017, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1533
{"udi7",     "s,+3",    0x70000017, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1534
{"udi7",     "+4",      0x70000017, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1535
{"udi8",     "s,t,d,+1",0x70000018, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1536
{"udi8",     "s,t,+2",  0x70000018, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1537
{"udi8",     "s,+3",    0x70000018, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1538
{"udi8",     "+4",      0x70000018, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1539
{"udi9",     "s,t,d,+1",0x70000019, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1540
{"udi9",      "s,t,+2", 0x70000019, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1541
{"udi9",     "s,+3",    0x70000019, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1542
{"udi9",     "+4",      0x70000019, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1543
{"udi10",    "s,t,d,+1",0x7000001a, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1544
{"udi10",    "s,t,+2",  0x7000001a, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1545
{"udi10",    "s,+3",    0x7000001a, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1546
{"udi10",    "+4",      0x7000001a, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1547
{"udi11",    "s,t,d,+1",0x7000001b, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1548
{"udi11",    "s,t,+2",  0x7000001b, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1549
{"udi11",    "s,+3",    0x7000001b, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1550
{"udi11",    "+4",      0x7000001b, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1551
{"udi12",    "s,t,d,+1",0x7000001c, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1552
{"udi12",    "s,t,+2",  0x7000001c, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1553
{"udi12",    "s,+3",    0x7000001c, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1554
{"udi12",    "+4",      0x7000001c, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1555
{"udi13",    "s,t,d,+1",0x7000001d, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1556
{"udi13",    "s,t,+2",  0x7000001d, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1557
{"udi13",    "s,+3",    0x7000001d, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1558
{"udi13",    "+4",      0x7000001d, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1559
{"udi14",    "s,t,d,+1",0x7000001e, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1560
{"udi14",    "s,t,+2",  0x7000001e, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1561
{"udi14",    "s,+3",    0x7000001e, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1562
{"udi14",    "+4",      0x7000001e, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1563
{"udi15",    "s,t,d,+1",0x7000001f, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1564
{"udi15",    "s,t,+2",  0x7000001f, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1565
{"udi15",    "s,+3",    0x7000001f, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1566
{"udi15",    "+4",      0x7000001f, 0xfc00003f, WR_d|RD_s|RD_t,         0,               I33     },
1567
 
1568
/* Coprocessor 2 move/branch operations overlap with VR5400 .ob format
1569
   instructions so they are here for the latters to take precedence.  */
1570
{"bc2f",    "p",        0x49000000, 0xffff0000, CBD|RD_CC,              0,               I1      },
1571
{"bc2f",    "N,p",      0x49000000, 0xffe30000, CBD|RD_CC,              0,               I32     },
1572
{"bc2fl",   "p",        0x49020000, 0xffff0000, CBL|RD_CC,              0,               I2|T3   },
1573
{"bc2fl",   "N,p",      0x49020000, 0xffe30000, CBL|RD_CC,              0,               I32     },
1574
{"bc2t",    "p",        0x49010000, 0xffff0000, CBD|RD_CC,              0,               I1      },
1575
{"bc2t",    "N,p",      0x49010000, 0xffe30000, CBD|RD_CC,              0,               I32     },
1576
{"bc2tl",   "p",        0x49030000, 0xffff0000, CBL|RD_CC,              0,               I2|T3   },
1577
{"bc2tl",   "N,p",      0x49030000, 0xffe30000, CBL|RD_CC,              0,               I32     },
1578
{"cfc2",    "t,G",      0x48400000, 0xffe007ff, LCD|WR_t|RD_C2,         0,               I1      },
1579
{"ctc2",    "t,G",      0x48c00000, 0xffe007ff, COD|RD_t|WR_CC,         0,               I1      },
1580
{"dmfc2",   "t,i",      0x48200000, 0xffe00000, LCD|WR_t|RD_C2,         0,               IOCT    },
1581
{"dmfc2",   "t,G",      0x48200000, 0xffe007ff, LCD|WR_t|RD_C2,         0,               I3      },
1582
{"dmfc2",   "t,G,H",    0x48200000, 0xffe007f8, LCD|WR_t|RD_C2,         0,               I64     },
1583
{"dmtc2",   "t,i",      0x48a00000, 0xffe00000, COD|RD_t|WR_C2|WR_CC,   0,               IOCT    },
1584
{"dmtc2",   "t,G",      0x48a00000, 0xffe007ff, COD|RD_t|WR_C2|WR_CC,   0,               I3      },
1585
{"dmtc2",   "t,G,H",    0x48a00000, 0xffe007f8, COD|RD_t|WR_C2|WR_CC,   0,               I64     },
1586
{"mfc2",    "t,G",      0x48000000, 0xffe007ff, LCD|WR_t|RD_C2,         0,               I1      },
1587
{"mfc2",    "t,G,H",    0x48000000, 0xffe007f8, LCD|WR_t|RD_C2,         0,               I32     },
1588
{"mfhc2",   "t,G",      0x48600000, 0xffe007ff, LCD|WR_t|RD_C2,         0,               I33     },
1589
{"mfhc2",   "t,G,H",    0x48600000, 0xffe007f8, LCD|WR_t|RD_C2,         0,               I33     },
1590
{"mfhc2",   "t,i",      0x48600000, 0xffe00000, LCD|WR_t|RD_C2,         0,               I33     },
1591
{"mtc2",    "t,G",      0x48800000, 0xffe007ff, COD|RD_t|WR_C2|WR_CC,   0,               I1      },
1592
{"mtc2",    "t,G,H",    0x48800000, 0xffe007f8, COD|RD_t|WR_C2|WR_CC,   0,               I32     },
1593
{"mthc2",   "t,G",      0x48e00000, 0xffe007ff, COD|RD_t|WR_C2|WR_CC,   0,               I33     },
1594
{"mthc2",   "t,G,H",    0x48e00000, 0xffe007f8, COD|RD_t|WR_C2|WR_CC,   0,               I33     },
1595
{"mthc2",   "t,i",      0x48e00000, 0xffe00000, COD|RD_t|WR_C2|WR_CC,   0,               I33     },
1596
 
1597
/* Coprocessor 3 move/branch operations overlap with MIPS IV COP1X
1598
   instructions, so they are here for the latters to take precedence.  */
1599
{"bc3f",    "p",        0x4d000000, 0xffff0000, CBD|RD_CC,              0,               I1      },
1600
{"bc3fl",   "p",        0x4d020000, 0xffff0000, CBL|RD_CC,              0,               I2|T3   },
1601
{"bc3t",    "p",        0x4d010000, 0xffff0000, CBD|RD_CC,              0,               I1      },
1602
{"bc3tl",   "p",        0x4d030000, 0xffff0000, CBL|RD_CC,              0,               I2|T3   },
1603
{"cfc3",    "t,G",      0x4c400000, 0xffe007ff, LCD|WR_t|RD_C3,         0,               I1      },
1604
{"ctc3",    "t,G",      0x4cc00000, 0xffe007ff, COD|RD_t|WR_CC,         0,               I1      },
1605
{"dmfc3",   "t,G",      0x4c200000, 0xffe007ff, LCD|WR_t|RD_C3,         0,               I3      },
1606
{"dmtc3",   "t,G",      0x4ca00000, 0xffe007ff, COD|RD_t|WR_C3|WR_CC,   0,               I3      },
1607
{"mfc3",    "t,G",      0x4c000000, 0xffe007ff, LCD|WR_t|RD_C3,         0,               I1      },
1608
{"mfc3",    "t,G,H",    0x4c000000, 0xffe007f8, LCD|WR_t|RD_C3,         0,               I32     },
1609
{"mtc3",    "t,G",      0x4c800000, 0xffe007ff, COD|RD_t|WR_C3|WR_CC,   0,               I1      },
1610
{"mtc3",    "t,G,H",    0x4c800000, 0xffe007f8, COD|RD_t|WR_C3|WR_CC,   0,               I32     },
1611
 
1612
  /* Conflicts with the 4650's "mul" instruction.  Nobody's using the
1613
     4010 any more, so move this insn out of the way.  If the object
1614
     format gave us more info, we could do this right.  */
1615
{"addciu",  "t,r,j",    0x70000000, 0xfc000000, WR_t|RD_s,              0,               L1      },
1616
/* MIPS DSP ASE */
1617
{"absq_s.ph", "d,t",    0x7c000252, 0xffe007ff, WR_d|RD_t,              0,               D32     },
1618
{"absq_s.pw", "d,t",    0x7c000456, 0xffe007ff, WR_d|RD_t,              0,               D64     },
1619
{"absq_s.qh", "d,t",    0x7c000256, 0xffe007ff, WR_d|RD_t,              0,               D64     },
1620
{"absq_s.w", "d,t",     0x7c000452, 0xffe007ff, WR_d|RD_t,              0,               D32     },
1621
{"addq.ph", "d,s,t",    0x7c000290, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1622
{"addq.pw", "d,s,t",    0x7c000494, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1623
{"addq.qh", "d,s,t",    0x7c000294, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1624
{"addq_s.ph", "d,s,t",  0x7c000390, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1625
{"addq_s.pw", "d,s,t",  0x7c000594, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1626
{"addq_s.qh", "d,s,t",  0x7c000394, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1627
{"addq_s.w", "d,s,t",   0x7c000590, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1628
{"addsc",   "d,s,t",    0x7c000410, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1629
{"addu.ob", "d,s,t",    0x7c000014, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1630
{"addu.qb", "d,s,t",    0x7c000010, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1631
{"addu_s.ob", "d,s,t",  0x7c000114, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1632
{"addu_s.qb", "d,s,t",  0x7c000110, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1633
{"addwc",   "d,s,t",    0x7c000450, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1634
{"bitrev",  "d,t",      0x7c0006d2, 0xffe007ff, WR_d|RD_t,              0,               D32     },
1635
{"bposge32", "p",       0x041c0000, 0xffff0000, CBD,                    0,               D32     },
1636
{"bposge64", "p",       0x041d0000, 0xffff0000, CBD,                    0,               D64     },
1637
{"cmp.eq.ph", "s,t",    0x7c000211, 0xfc00ffff, RD_s|RD_t,              0,               D32     },
1638
{"cmp.eq.pw", "s,t",    0x7c000415, 0xfc00ffff, RD_s|RD_t,              0,               D64     },
1639
{"cmp.eq.qh", "s,t",    0x7c000215, 0xfc00ffff, RD_s|RD_t,              0,               D64     },
1640
{"cmpgu.eq.ob", "d,s,t", 0x7c000115, 0xfc0007ff, WR_d|RD_s|RD_t,        0,               D64     },
1641
{"cmpgu.eq.qb", "d,s,t", 0x7c000111, 0xfc0007ff, WR_d|RD_s|RD_t,        0,               D32     },
1642
{"cmpgu.le.ob", "d,s,t", 0x7c000195, 0xfc0007ff, WR_d|RD_s|RD_t,        0,               D64     },
1643
{"cmpgu.le.qb", "d,s,t", 0x7c000191, 0xfc0007ff, WR_d|RD_s|RD_t,        0,               D32     },
1644
{"cmpgu.lt.ob", "d,s,t", 0x7c000155, 0xfc0007ff, WR_d|RD_s|RD_t,        0,               D64     },
1645
{"cmpgu.lt.qb", "d,s,t", 0x7c000151, 0xfc0007ff, WR_d|RD_s|RD_t,        0,               D32     },
1646
{"cmp.le.ph", "s,t",    0x7c000291, 0xfc00ffff, RD_s|RD_t,              0,               D32     },
1647
{"cmp.le.pw", "s,t",    0x7c000495, 0xfc00ffff, RD_s|RD_t,              0,               D64     },
1648
{"cmp.le.qh", "s,t",    0x7c000295, 0xfc00ffff, RD_s|RD_t,              0,               D64     },
1649
{"cmp.lt.ph", "s,t",    0x7c000251, 0xfc00ffff, RD_s|RD_t,              0,               D32     },
1650
{"cmp.lt.pw", "s,t",    0x7c000455, 0xfc00ffff, RD_s|RD_t,              0,               D64     },
1651
{"cmp.lt.qh", "s,t",    0x7c000255, 0xfc00ffff, RD_s|RD_t,              0,               D64     },
1652
{"cmpu.eq.ob", "s,t",   0x7c000015, 0xfc00ffff, RD_s|RD_t,              0,               D64     },
1653
{"cmpu.eq.qb", "s,t",   0x7c000011, 0xfc00ffff, RD_s|RD_t,              0,               D32     },
1654
{"cmpu.le.ob", "s,t",   0x7c000095, 0xfc00ffff, RD_s|RD_t,              0,               D64     },
1655
{"cmpu.le.qb", "s,t",   0x7c000091, 0xfc00ffff, RD_s|RD_t,              0,               D32     },
1656
{"cmpu.lt.ob", "s,t",   0x7c000055, 0xfc00ffff, RD_s|RD_t,              0,               D64     },
1657
{"cmpu.lt.qb", "s,t",   0x7c000051, 0xfc00ffff, RD_s|RD_t,              0,               D32     },
1658
{"dextpdp", "t,7,6",    0x7c0002bc, 0xfc00e7ff, WR_t|RD_a|DSP_VOLA,     0,               D64     },
1659
{"dextpdpv", "t,7,s",   0x7c0002fc, 0xfc00e7ff, WR_t|RD_a|RD_s|DSP_VOLA, 0,              D64     },
1660
{"dextp",   "t,7,6",    0x7c0000bc, 0xfc00e7ff, WR_t|RD_a,              0,               D64     },
1661
{"dextpv",  "t,7,s",    0x7c0000fc, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,               D64     },
1662
{"dextr.l", "t,7,6",    0x7c00043c, 0xfc00e7ff, WR_t|RD_a,              0,               D64     },
1663
{"dextr_r.l", "t,7,6",  0x7c00053c, 0xfc00e7ff, WR_t|RD_a,              0,               D64     },
1664
{"dextr_rs.l", "t,7,6", 0x7c0005bc, 0xfc00e7ff, WR_t|RD_a,              0,               D64     },
1665
{"dextr_rs.w", "t,7,6", 0x7c0001bc, 0xfc00e7ff, WR_t|RD_a,              0,               D64     },
1666
{"dextr_r.w", "t,7,6",  0x7c00013c, 0xfc00e7ff, WR_t|RD_a,              0,               D64     },
1667
{"dextr_s.h", "t,7,6",  0x7c0003bc, 0xfc00e7ff, WR_t|RD_a,              0,               D64     },
1668
{"dextrv.l", "t,7,s",   0x7c00047c, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,               D64     },
1669
{"dextrv_r.l", "t,7,s", 0x7c00057c, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,               D64     },
1670
{"dextrv_rs.l", "t,7,s", 0x7c0005fc, 0xfc00e7ff, WR_t|RD_a|RD_s,        0,               D64     },
1671
{"dextrv_rs.w", "t,7,s", 0x7c0001fc, 0xfc00e7ff, WR_t|RD_a|RD_s,        0,               D64     },
1672
{"dextrv_r.w", "t,7,s", 0x7c00017c, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,               D64     },
1673
{"dextrv_s.h", "t,7,s", 0x7c0003fc, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,               D64     },
1674
{"dextrv.w", "t,7,s",   0x7c00007c, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,               D64     },
1675
{"dextr.w", "t,7,6",    0x7c00003c, 0xfc00e7ff, WR_t|RD_a,              0,               D64     },
1676
{"dinsv",   "t,s",      0x7c00000d, 0xfc00ffff, WR_t|RD_s,              0,               D64     },
1677
{"dmadd",   "7,s,t",    0x7c000674, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,               D64     },
1678
{"dmaddu",  "7,s,t",    0x7c000774, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,               D64     },
1679
{"dmsub",   "7,s,t",    0x7c0006f4, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,               D64     },
1680
{"dmsubu",  "7,s,t",    0x7c0007f4, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,               D64     },
1681
{"dmthlip", "s,7",      0x7c0007fc, 0xfc1fe7ff, RD_s|MOD_a|DSP_VOLA,    0,               D64     },
1682
{"dpaq_sa.l.pw", "7,s,t", 0x7c000334, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,               D64     },
1683
{"dpaq_sa.l.w", "7,s,t", 0x7c000330, 0xfc00e7ff, MOD_a|RD_s|RD_t,       0,               D32     },
1684
{"dpaq_s.w.ph", "7,s,t", 0x7c000130, 0xfc00e7ff, MOD_a|RD_s|RD_t,       0,               D32     },
1685
{"dpaq_s.w.qh", "7,s,t", 0x7c000134, 0xfc00e7ff, MOD_a|RD_s|RD_t,       0,               D64     },
1686
{"dpau.h.obl", "7,s,t", 0x7c0000f4, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,               D64     },
1687
{"dpau.h.obr", "7,s,t", 0x7c0001f4, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,               D64     },
1688
{"dpau.h.qbl", "7,s,t", 0x7c0000f0, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,               D32     },
1689
{"dpau.h.qbr", "7,s,t", 0x7c0001f0, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,               D32     },
1690
{"dpsq_sa.l.pw", "7,s,t", 0x7c000374, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,               D64     },
1691
{"dpsq_sa.l.w", "7,s,t", 0x7c000370, 0xfc00e7ff, MOD_a|RD_s|RD_t,       0,               D32     },
1692
{"dpsq_s.w.ph", "7,s,t", 0x7c000170, 0xfc00e7ff, MOD_a|RD_s|RD_t,       0,               D32     },
1693
{"dpsq_s.w.qh", "7,s,t", 0x7c000174, 0xfc00e7ff, MOD_a|RD_s|RD_t,       0,               D64     },
1694
{"dpsu.h.obl", "7,s,t", 0x7c0002f4, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,               D64     },
1695
{"dpsu.h.obr", "7,s,t", 0x7c0003f4, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,               D64     },
1696
{"dpsu.h.qbl", "7,s,t", 0x7c0002f0, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,               D32     },
1697
{"dpsu.h.qbr", "7,s,t", 0x7c0003f0, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,               D32     },
1698
{"dshilo",  "7,:",      0x7c0006bc, 0xfc07e7ff, MOD_a,                  0,               D64     },
1699
{"dshilov", "7,s",      0x7c0006fc, 0xfc1fe7ff, MOD_a|RD_s,             0,               D64     },
1700
{"extpdp",  "t,7,6",    0x7c0002b8, 0xfc00e7ff, WR_t|RD_a|DSP_VOLA,     0,               D32     },
1701
{"extpdpv", "t,7,s",    0x7c0002f8, 0xfc00e7ff, WR_t|RD_a|RD_s|DSP_VOLA, 0,              D32     },
1702
{"extp",    "t,7,6",    0x7c0000b8, 0xfc00e7ff, WR_t|RD_a,              0,               D32     },
1703
{"extpv",   "t,7,s",    0x7c0000f8, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,               D32     },
1704
{"extr_rs.w", "t,7,6",  0x7c0001b8, 0xfc00e7ff, WR_t|RD_a,              0,               D32     },
1705
{"extr_r.w", "t,7,6",   0x7c000138, 0xfc00e7ff, WR_t|RD_a,              0,               D32     },
1706
{"extr_s.h", "t,7,6",   0x7c0003b8, 0xfc00e7ff, WR_t|RD_a,              0,               D32     },
1707
{"extrv_rs.w", "t,7,s", 0x7c0001f8, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,               D32     },
1708
{"extrv_r.w", "t,7,s",  0x7c000178, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,               D32     },
1709
{"extrv_s.h", "t,7,s",  0x7c0003f8, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,               D32     },
1710
{"extrv.w", "t,7,s",    0x7c000078, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,               D32     },
1711
{"extr.w",  "t,7,6",    0x7c000038, 0xfc00e7ff, WR_t|RD_a,              0,               D32     },
1712
{"insv",    "t,s",      0x7c00000c, 0xfc00ffff, WR_t|RD_s,              0,               D32     },
1713
{"lbux",    "d,t(b)",   0x7c00018a, 0xfc0007ff, LDD|WR_d|RD_t|RD_b,     0,               D32     },
1714
{"ldx",     "d,t(b)",   0x7c00020a, 0xfc0007ff, LDD|WR_d|RD_t|RD_b,     0,               D64     },
1715
{"lhx",     "d,t(b)",   0x7c00010a, 0xfc0007ff, LDD|WR_d|RD_t|RD_b,     0,               D32     },
1716
{"lwx",     "d,t(b)",   0x7c00000a, 0xfc0007ff, LDD|WR_d|RD_t|RD_b,     0,               D32     },
1717
{"maq_sa.w.phl", "7,s,t", 0x7c000430, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,               D32     },
1718
{"maq_sa.w.phr", "7,s,t", 0x7c0004b0, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,               D32     },
1719
{"maq_sa.w.qhll", "7,s,t", 0x7c000434, 0xfc00e7ff, MOD_a|RD_s|RD_t,     0,               D64     },
1720
{"maq_sa.w.qhlr", "7,s,t", 0x7c000474, 0xfc00e7ff, MOD_a|RD_s|RD_t,     0,               D64     },
1721
{"maq_sa.w.qhrl", "7,s,t", 0x7c0004b4, 0xfc00e7ff, MOD_a|RD_s|RD_t,     0,               D64     },
1722
{"maq_sa.w.qhrr", "7,s,t", 0x7c0004f4, 0xfc00e7ff, MOD_a|RD_s|RD_t,     0,               D64     },
1723
{"maq_s.l.pwl", "7,s,t", 0x7c000734, 0xfc00e7ff, MOD_a|RD_s|RD_t,       0,               D64     },
1724
{"maq_s.l.pwr", "7,s,t", 0x7c0007b4, 0xfc00e7ff, MOD_a|RD_s|RD_t,       0,               D64     },
1725
{"maq_s.w.phl", "7,s,t", 0x7c000530, 0xfc00e7ff, MOD_a|RD_s|RD_t,       0,               D32     },
1726
{"maq_s.w.phr", "7,s,t", 0x7c0005b0, 0xfc00e7ff, MOD_a|RD_s|RD_t,       0,               D32     },
1727
{"maq_s.w.qhll", "7,s,t", 0x7c000534, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,               D64     },
1728
{"maq_s.w.qhlr", "7,s,t", 0x7c000574, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,               D64     },
1729
{"maq_s.w.qhrl", "7,s,t", 0x7c0005b4, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,               D64     },
1730
{"maq_s.w.qhrr", "7,s,t", 0x7c0005f4, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,               D64     },
1731
{"modsub",  "d,s,t",    0x7c000490, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1732
{"mthlip",  "s,7",      0x7c0007f8, 0xfc1fe7ff, RD_s|MOD_a|DSP_VOLA,    0,               D32     },
1733
{"muleq_s.pw.qhl", "d,s,t", 0x7c000714, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,           D64     },
1734
{"muleq_s.pw.qhr", "d,s,t", 0x7c000754, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,           D64     },
1735
{"muleq_s.w.phl", "d,s,t", 0x7c000710, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,            D32     },
1736
{"muleq_s.w.phr", "d,s,t", 0x7c000750, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,            D32     },
1737
{"muleu_s.ph.qbl", "d,s,t", 0x7c000190, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,           D32     },
1738
{"muleu_s.ph.qbr", "d,s,t", 0x7c0001d0, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,           D32     },
1739
{"muleu_s.qh.obl", "d,s,t", 0x7c000194, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,           D64     },
1740
{"muleu_s.qh.obr", "d,s,t", 0x7c0001d4, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,           D64     },
1741
{"mulq_rs.ph", "d,s,t", 0x7c0007d0, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,               D32     },
1742
{"mulq_rs.qh", "d,s,t", 0x7c0007d4, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,               D64     },
1743
{"mulsaq_s.l.pw", "7,s,t", 0x7c0003b4, 0xfc00e7ff, MOD_a|RD_s|RD_t,     0,               D64     },
1744
{"mulsaq_s.w.ph", "7,s,t", 0x7c0001b0, 0xfc00e7ff, MOD_a|RD_s|RD_t,     0,               D32     },
1745
{"mulsaq_s.w.qh", "7,s,t", 0x7c0001b4, 0xfc00e7ff, MOD_a|RD_s|RD_t,     0,               D64     },
1746
{"packrl.ph", "d,s,t",  0x7c000391, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1747
{"packrl.pw", "d,s,t",  0x7c000395, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1748
{"pick.ob", "d,s,t",    0x7c0000d5, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1749
{"pick.ph", "d,s,t",    0x7c0002d1, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1750
{"pick.pw", "d,s,t",    0x7c0004d5, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1751
{"pick.qb", "d,s,t",    0x7c0000d1, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1752
{"pick.qh", "d,s,t",    0x7c0002d5, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1753
{"preceq.pw.qhla", "d,t", 0x7c000396, 0xffe007ff, WR_d|RD_t,            0,               D64     },
1754
{"preceq.pw.qhl", "d,t", 0x7c000316, 0xffe007ff, WR_d|RD_t,             0,               D64     },
1755
{"preceq.pw.qhra", "d,t", 0x7c0003d6, 0xffe007ff, WR_d|RD_t,            0,               D64     },
1756
{"preceq.pw.qhr", "d,t", 0x7c000356, 0xffe007ff, WR_d|RD_t,             0,               D64     },
1757
{"preceq.s.l.pwl", "d,t", 0x7c000516, 0xffe007ff, WR_d|RD_t,            0,               D64     },
1758
{"preceq.s.l.pwr", "d,t", 0x7c000556, 0xffe007ff, WR_d|RD_t,            0,               D64     },
1759
{"precequ.ph.qbla", "d,t", 0x7c000192, 0xffe007ff, WR_d|RD_t,           0,               D32     },
1760
{"precequ.ph.qbl", "d,t", 0x7c000112, 0xffe007ff, WR_d|RD_t,            0,               D32     },
1761
{"precequ.ph.qbra", "d,t", 0x7c0001d2, 0xffe007ff, WR_d|RD_t,           0,               D32     },
1762
{"precequ.ph.qbr", "d,t", 0x7c000152, 0xffe007ff, WR_d|RD_t,            0,               D32     },
1763
{"precequ.pw.qhla", "d,t", 0x7c000196, 0xffe007ff, WR_d|RD_t,           0,               D64     },
1764
{"precequ.pw.qhl", "d,t", 0x7c000116, 0xffe007ff, WR_d|RD_t,            0,               D64     },
1765
{"precequ.pw.qhra", "d,t", 0x7c0001d6, 0xffe007ff, WR_d|RD_t,           0,               D64     },
1766
{"precequ.pw.qhr", "d,t", 0x7c000156, 0xffe007ff, WR_d|RD_t,            0,               D64     },
1767
{"preceq.w.phl", "d,t", 0x7c000312, 0xffe007ff, WR_d|RD_t,              0,               D32     },
1768
{"preceq.w.phr", "d,t", 0x7c000352, 0xffe007ff, WR_d|RD_t,              0,               D32     },
1769
{"preceu.ph.qbla", "d,t", 0x7c000792, 0xffe007ff, WR_d|RD_t,            0,               D32     },
1770
{"preceu.ph.qbl", "d,t", 0x7c000712, 0xffe007ff, WR_d|RD_t,             0,               D32     },
1771
{"preceu.ph.qbra", "d,t", 0x7c0007d2, 0xffe007ff, WR_d|RD_t,            0,               D32     },
1772
{"preceu.ph.qbr", "d,t", 0x7c000752, 0xffe007ff, WR_d|RD_t,             0,               D32     },
1773
{"preceu.qh.obla", "d,t", 0x7c000796, 0xffe007ff, WR_d|RD_t,            0,               D64     },
1774
{"preceu.qh.obl", "d,t", 0x7c000716, 0xffe007ff, WR_d|RD_t,             0,               D64     },
1775
{"preceu.qh.obra", "d,t", 0x7c0007d6, 0xffe007ff, WR_d|RD_t,            0,               D64     },
1776
{"preceu.qh.obr", "d,t", 0x7c000756, 0xffe007ff, WR_d|RD_t,             0,               D64     },
1777
{"precrq.ob.qh", "d,s,t", 0x7c000315, 0xfc0007ff, WR_d|RD_s|RD_t,       0,               D64     },
1778
{"precrq.ph.w", "d,s,t", 0x7c000511, 0xfc0007ff, WR_d|RD_s|RD_t,        0,               D32     },
1779
{"precrq.pw.l", "d,s,t", 0x7c000715, 0xfc0007ff, WR_d|RD_s|RD_t,        0,               D64     },
1780
{"precrq.qb.ph", "d,s,t", 0x7c000311, 0xfc0007ff, WR_d|RD_s|RD_t,       0,               D32     },
1781
{"precrq.qh.pw", "d,s,t", 0x7c000515, 0xfc0007ff, WR_d|RD_s|RD_t,       0,               D64     },
1782
{"precrq_rs.ph.w", "d,s,t", 0x7c000551, 0xfc0007ff, WR_d|RD_s|RD_t,     0,               D32     },
1783
{"precrq_rs.qh.pw", "d,s,t", 0x7c000555, 0xfc0007ff, WR_d|RD_s|RD_t,    0,               D64     },
1784
{"precrqu_s.ob.qh", "d,s,t", 0x7c0003d5, 0xfc0007ff, WR_d|RD_s|RD_t,    0,               D64     },
1785
{"precrqu_s.qb.ph", "d,s,t", 0x7c0003d1, 0xfc0007ff, WR_d|RD_s|RD_t,    0,               D32     },
1786
{"raddu.l.ob", "d,s",   0x7c000514, 0xfc1f07ff, WR_d|RD_s,              0,               D64     },
1787
{"raddu.w.qb", "d,s",   0x7c000510, 0xfc1f07ff, WR_d|RD_s,              0,               D32     },
1788
{"rddsp",   "d",        0x7fff04b8, 0xffff07ff, WR_d,                   0,               D32     },
1789
{"rddsp",   "d,'",      0x7c0004b8, 0xffc007ff, WR_d,                   0,               D32     },
1790
{"repl.ob", "d,5",      0x7c000096, 0xff0007ff, WR_d,                   0,               D64     },
1791
{"repl.ph", "d,@",      0x7c000292, 0xfc0007ff, WR_d,                   0,               D32     },
1792
{"repl.pw", "d,@",      0x7c000496, 0xfc0007ff, WR_d,                   0,               D64     },
1793
{"repl.qb", "d,5",      0x7c000092, 0xff0007ff, WR_d,                   0,               D32     },
1794
{"repl.qh", "d,@",      0x7c000296, 0xfc0007ff, WR_d,                   0,               D64     },
1795
{"replv.ob", "d,t",     0x7c0000d6, 0xffe007ff, WR_d|RD_t,              0,               D64     },
1796
{"replv.ph", "d,t",     0x7c0002d2, 0xffe007ff, WR_d|RD_t,              0,               D32     },
1797
{"replv.pw", "d,t",     0x7c0004d6, 0xffe007ff, WR_d|RD_t,              0,               D64     },
1798
{"replv.qb", "d,t",     0x7c0000d2, 0xffe007ff, WR_d|RD_t,              0,               D32     },
1799
{"replv.qh", "d,t",     0x7c0002d6, 0xffe007ff, WR_d|RD_t,              0,               D64     },
1800
{"shilo",   "7,0",      0x7c0006b8, 0xfc0fe7ff, MOD_a,                  0,               D32     },
1801
{"shilov",  "7,s",      0x7c0006f8, 0xfc1fe7ff, MOD_a|RD_s,             0,               D32     },
1802
{"shll.ob", "d,t,3",    0x7c000017, 0xff0007ff, WR_d|RD_t,              0,               D64     },
1803
{"shll.ph", "d,t,4",    0x7c000213, 0xfe0007ff, WR_d|RD_t,              0,               D32     },
1804
{"shll.pw", "d,t,6",    0x7c000417, 0xfc0007ff, WR_d|RD_t,              0,               D64     },
1805
{"shll.qb", "d,t,3",    0x7c000013, 0xff0007ff, WR_d|RD_t,              0,               D32     },
1806
{"shll.qh", "d,t,4",    0x7c000217, 0xfe0007ff, WR_d|RD_t,              0,               D64     },
1807
{"shll_s.ph", "d,t,4",  0x7c000313, 0xfe0007ff, WR_d|RD_t,              0,               D32     },
1808
{"shll_s.pw", "d,t,6",  0x7c000517, 0xfc0007ff, WR_d|RD_t,              0,               D64     },
1809
{"shll_s.qh", "d,t,4",  0x7c000317, 0xfe0007ff, WR_d|RD_t,              0,               D64     },
1810
{"shll_s.w", "d,t,6",   0x7c000513, 0xfc0007ff, WR_d|RD_t,              0,               D32     },
1811
{"shllv.ob", "d,t,s",   0x7c000097, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1812
{"shllv.ph", "d,t,s",   0x7c000293, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1813
{"shllv.pw", "d,t,s",   0x7c000497, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1814
{"shllv.qb", "d,t,s",   0x7c000093, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1815
{"shllv.qh", "d,t,s",   0x7c000297, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1816
{"shllv_s.ph", "d,t,s", 0x7c000393, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1817
{"shllv_s.pw", "d,t,s", 0x7c000597, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1818
{"shllv_s.qh", "d,t,s", 0x7c000397, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1819
{"shllv_s.w", "d,t,s",  0x7c000593, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1820
{"shra.ph", "d,t,4",    0x7c000253, 0xfe0007ff, WR_d|RD_t,              0,               D32     },
1821
{"shra.pw", "d,t,6",    0x7c000457, 0xfc0007ff, WR_d|RD_t,              0,               D64     },
1822
{"shra.qh", "d,t,4",    0x7c000257, 0xfe0007ff, WR_d|RD_t,              0,               D64     },
1823
{"shra_r.ph", "d,t,4",  0x7c000353, 0xfe0007ff, WR_d|RD_t,              0,               D32     },
1824
{"shra_r.pw", "d,t,6",  0x7c000557, 0xfc0007ff, WR_d|RD_t,              0,               D64     },
1825
{"shra_r.qh", "d,t,4",  0x7c000357, 0xfe0007ff, WR_d|RD_t,              0,               D64     },
1826
{"shra_r.w", "d,t,6",   0x7c000553, 0xfc0007ff, WR_d|RD_t,              0,               D32     },
1827
{"shrav.ph", "d,t,s",   0x7c0002d3, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1828
{"shrav.pw", "d,t,s",   0x7c0004d7, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1829
{"shrav.qh", "d,t,s",   0x7c0002d7, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1830
{"shrav_r.ph", "d,t,s", 0x7c0003d3, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1831
{"shrav_r.pw", "d,t,s", 0x7c0005d7, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1832
{"shrav_r.qh", "d,t,s", 0x7c0003d7, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1833
{"shrav_r.w", "d,t,s",  0x7c0005d3, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1834
{"shrl.ob", "d,t,3",    0x7c000057, 0xff0007ff, WR_d|RD_t,              0,               D64     },
1835
{"shrl.qb", "d,t,3",    0x7c000053, 0xff0007ff, WR_d|RD_t,              0,               D32     },
1836
{"shrlv.ob", "d,t,s",   0x7c0000d7, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1837
{"shrlv.qb", "d,t,s",   0x7c0000d3, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1838
{"subq.ph", "d,s,t",    0x7c0002d0, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1839
{"subq.pw", "d,s,t",    0x7c0004d4, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1840
{"subq.qh", "d,s,t",    0x7c0002d4, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1841
{"subq_s.ph", "d,s,t",  0x7c0003d0, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1842
{"subq_s.pw", "d,s,t",  0x7c0005d4, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1843
{"subq_s.qh", "d,s,t",  0x7c0003d4, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1844
{"subq_s.w", "d,s,t",   0x7c0005d0, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1845
{"subu.ob", "d,s,t",    0x7c000054, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1846
{"subu.qb", "d,s,t",    0x7c000050, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1847
{"subu_s.ob", "d,s,t",  0x7c000154, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D64     },
1848
{"subu_s.qb", "d,s,t",  0x7c000150, 0xfc0007ff, WR_d|RD_s|RD_t,         0,               D32     },
1849
{"wrdsp",   "s",        0x7c1ffcf8, 0xfc1fffff, RD_s|DSP_VOLA,          0,               D32     },
1850
{"wrdsp",   "s,8",      0x7c0004f8, 0xfc1e07ff, RD_s|DSP_VOLA,          0,               D32     },
1851
/* MIPS DSP ASE Rev2 */
1852
{"absq_s.qb", "d,t",    0x7c000052, 0xffe007ff, WR_d|RD_t,              0,              D33      },
1853
{"addu.ph", "d,s,t",    0x7c000210, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33      },
1854
{"addu_s.ph", "d,s,t",  0x7c000310, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33      },
1855
{"adduh.qb", "d,s,t",   0x7c000018, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33      },
1856
{"adduh_r.qb", "d,s,t", 0x7c000098, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33      },
1857
{"append",  "t,s,h",    0x7c000031, 0xfc0007ff, WR_t|RD_t|RD_s,         0,              D33      },
1858
{"balign",  "t,s,I",    0,    (int) M_BALIGN,    INSN_MACRO,             0,              D33      },
1859
{"balign",  "t,s,2",    0x7c000431, 0xfc00e7ff, WR_t|RD_t|RD_s,         0,              D33      },
1860
{"cmpgdu.eq.qb", "d,s,t", 0x7c000611, 0xfc0007ff, WR_d|RD_s|RD_t,       0,              D33      },
1861
{"cmpgdu.lt.qb", "d,s,t", 0x7c000651, 0xfc0007ff, WR_d|RD_s|RD_t,       0,              D33      },
1862
{"cmpgdu.le.qb", "d,s,t", 0x7c000691, 0xfc0007ff, WR_d|RD_s|RD_t,       0,              D33      },
1863
{"dpa.w.ph", "7,s,t",   0x7c000030, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,              D33      },
1864
{"dps.w.ph", "7,s,t",   0x7c000070, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,              D33      },
1865
{"mul.ph",  "d,s,t",    0x7c000318, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,              D33      },
1866
{"mul_s.ph", "d,s,t",   0x7c000398, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,              D33      },
1867
{"mulq_rs.w", "d,s,t",  0x7c0005d8, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,              D33      },
1868
{"mulq_s.ph", "d,s,t",  0x7c000790, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,              D33      },
1869
{"mulq_s.w", "d,s,t",   0x7c000598, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,              D33      },
1870
{"mulsa.w.ph", "7,s,t", 0x7c0000b0, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,              D33      },
1871
{"precr.qb.ph", "d,s,t", 0x7c000351, 0xfc0007ff, WR_d|RD_s|RD_t,        0,              D33      },
1872
{"precr_sra.ph.w", "t,s,h", 0x7c000791, 0xfc0007ff, WR_t|RD_t|RD_s,     0,              D33      },
1873
{"precr_sra_r.ph.w", "t,s,h", 0x7c0007d1, 0xfc0007ff, WR_t|RD_t|RD_s,   0,              D33      },
1874
{"prepend", "t,s,h",    0x7c000071, 0xfc0007ff, WR_t|RD_t|RD_s,         0,              D33      },
1875
{"shra.qb", "d,t,3",    0x7c000113, 0xff0007ff, WR_d|RD_t,              0,              D33      },
1876
{"shra_r.qb", "d,t,3",  0x7c000153, 0xff0007ff, WR_d|RD_t,              0,              D33      },
1877
{"shrav.qb", "d,t,s",   0x7c000193, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33      },
1878
{"shrav_r.qb", "d,t,s", 0x7c0001d3, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33      },
1879
{"shrl.ph", "d,t,4",    0x7c000653, 0xfe0007ff, WR_d|RD_t,              0,              D33      },
1880
{"shrlv.ph", "d,t,s",   0x7c0006d3, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33      },
1881
{"subu.ph", "d,s,t",    0x7c000250, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33      },
1882
{"subu_s.ph", "d,s,t",  0x7c000350, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33      },
1883
{"subuh.qb", "d,s,t",   0x7c000058, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33      },
1884
{"subuh_r.qb", "d,s,t", 0x7c0000d8, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33      },
1885
{"addqh.ph", "d,s,t",   0x7c000218, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33      },
1886
{"addqh_r.ph", "d,s,t", 0x7c000298, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33      },
1887
{"addqh.w", "d,s,t",    0x7c000418, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33      },
1888
{"addqh_r.w", "d,s,t",  0x7c000498, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33      },
1889
{"subqh.ph", "d,s,t",   0x7c000258, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33      },
1890
{"subqh_r.ph", "d,s,t", 0x7c0002d8, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33      },
1891
{"subqh.w", "d,s,t",    0x7c000458, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33      },
1892
{"subqh_r.w", "d,s,t",  0x7c0004d8, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33      },
1893
{"dpax.w.ph", "7,s,t",  0x7c000230, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,              D33      },
1894
{"dpsx.w.ph", "7,s,t",  0x7c000270, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,              D33      },
1895
{"dpaqx_s.w.ph", "7,s,t", 0x7c000630, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,              D33      },
1896
{"dpaqx_sa.w.ph", "7,s,t", 0x7c0006b0, 0xfc00e7ff, MOD_a|RD_s|RD_t,     0,              D33      },
1897
{"dpsqx_s.w.ph", "7,s,t", 0x7c000670, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,              D33      },
1898
{"dpsqx_sa.w.ph", "7,s,t", 0x7c0006f0, 0xfc00e7ff, MOD_a|RD_s|RD_t,     0,              D33      },
1899
/* Move bc0* after mftr and mttr to avoid opcode collision.  */
1900
{"bc0f",    "p",        0x41000000, 0xffff0000, CBD|RD_CC,              0,               I1      },
1901
{"bc0fl",   "p",        0x41020000, 0xffff0000, CBL|RD_CC,              0,               I2|T3   },
1902
{"bc0t",    "p",        0x41010000, 0xffff0000, CBD|RD_CC,              0,               I1      },
1903
{"bc0tl",   "p",        0x41030000, 0xffff0000, CBL|RD_CC,              0,               I2|T3   },
1904
/* ST Microelectronics Loongson-2E and -2F.  */
1905
{"mult.g",      "d,s,t",        0x7c000018,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2E    },
1906
{"mult.g",      "d,s,t",        0x70000010,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2F    },
1907
{"gsmult",      "d,s,t",        0x70000010,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL3A    },
1908
{"multu.g",     "d,s,t",        0x7c000019,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2E    },
1909
{"multu.g",     "d,s,t",        0x70000012,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2F    },
1910
{"gsmultu",     "d,s,t",        0x70000012,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL3A    },
1911
{"dmult.g",     "d,s,t",        0x7c00001c,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2E    },
1912
{"dmult.g",     "d,s,t",        0x70000011,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2F    },
1913
{"gsdmult",     "d,s,t",        0x70000011,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL3A    },
1914
{"dmultu.g",    "d,s,t",        0x7c00001d,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2E    },
1915
{"dmultu.g",    "d,s,t",        0x70000013,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2F    },
1916
{"gsdmultu",    "d,s,t",        0x70000013,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL3A    },
1917
{"div.g",       "d,s,t",        0x7c00001a,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2E    },
1918
{"div.g",       "d,s,t",        0x70000014,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2F    },
1919
{"gsdiv",       "d,s,t",        0x70000014,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL3A    },
1920
{"divu.g",      "d,s,t",        0x7c00001b,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2E    },
1921
{"divu.g",      "d,s,t",        0x70000016,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2F    },
1922
{"gsdivu",      "d,s,t",        0x70000016,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL3A    },
1923
{"ddiv.g",      "d,s,t",        0x7c00001e,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2E    },
1924
{"ddiv.g",      "d,s,t",        0x70000015,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2F    },
1925
{"gsddiv",      "d,s,t",        0x70000015,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL3A    },
1926
{"ddivu.g",     "d,s,t",        0x7c00001f,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2E    },
1927
{"ddivu.g",     "d,s,t",        0x70000017,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2F    },
1928
{"gsddivu",     "d,s,t",        0x70000017,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL3A    },
1929
{"mod.g",       "d,s,t",        0x7c000022,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2E    },
1930
{"mod.g",       "d,s,t",        0x7000001c,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2F    },
1931
{"gsmod",       "d,s,t",        0x7000001c,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL3A    },
1932
{"modu.g",      "d,s,t",        0x7c000023,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2E    },
1933
{"modu.g",      "d,s,t",        0x7000001e,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2F    },
1934
{"gsmodu",      "d,s,t",        0x7000001e,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL3A    },
1935
{"dmod.g",      "d,s,t",        0x7c000026,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2E    },
1936
{"dmod.g",      "d,s,t",        0x7000001d,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2F    },
1937
{"gsdmod",      "d,s,t",        0x7000001d,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL3A    },
1938
{"dmodu.g",     "d,s,t",        0x7c000027,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2E    },
1939
{"dmodu.g",     "d,s,t",        0x7000001f,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL2F    },
1940
{"gsdmodu",     "d,s,t",        0x7000001f,     0xfc0007ff,     RD_s|RD_t|WR_d, 0,       IL3A    },
1941
{"packsshb",    "D,S,T",        0x47400002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1942
{"packsshb",    "D,S,T",        0x4b400002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1943
{"packsswh",    "D,S,T",        0x47200002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1944
{"packsswh",    "D,S,T",        0x4b200002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1945
{"packushb",    "D,S,T",        0x47600002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1946
{"packushb",    "D,S,T",        0x4b600002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1947
{"paddb",       "D,S,T",        0x47c00000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1948
{"paddb",       "D,S,T",        0x4bc00000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1949
{"paddh",       "D,S,T",        0x47400000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1950
{"paddh",       "D,S,T",        0x4b400000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1951
{"paddw",       "D,S,T",        0x47600000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1952
{"paddw",       "D,S,T",        0x4b600000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1953
{"paddd",       "D,S,T",        0x47e00000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1954
{"paddd",       "D,S,T",        0x4be00000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1955
{"paddsb",      "D,S,T",        0x47800000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1956
{"paddsb",      "D,S,T",        0x4b800000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1957
{"paddsh",      "D,S,T",        0x47000000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1958
{"paddsh",      "D,S,T",        0x4b000000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1959
{"paddusb",     "D,S,T",        0x47a00000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1960
{"paddusb",     "D,S,T",        0x4ba00000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1961
{"paddush",     "D,S,T",        0x47200000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1962
{"paddush",     "D,S,T",        0x4b200000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1963
{"pandn",       "D,S,T",        0x47e00002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1964
{"pandn",       "D,S,T",        0x4be00002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1965
{"pavgb",       "D,S,T",        0x46600000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1966
{"pavgb",       "D,S,T",        0x4b200008,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1967
{"pavgh",       "D,S,T",        0x46400000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1968
{"pavgh",       "D,S,T",        0x4b000008,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1969
{"pcmpeqb",     "D,S,T",        0x46c00001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1970
{"pcmpeqb",     "D,S,T",        0x4b800009,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1971
{"pcmpeqh",     "D,S,T",        0x46800001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1972
{"pcmpeqh",     "D,S,T",        0x4b400009,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1973
{"pcmpeqw",     "D,S,T",        0x46400001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1974
{"pcmpeqw",     "D,S,T",        0x4b000009,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1975
{"pcmpgtb",     "D,S,T",        0x46e00001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1976
{"pcmpgtb",     "D,S,T",        0x4ba00009,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1977
{"pcmpgth",     "D,S,T",        0x46a00001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1978
{"pcmpgth",     "D,S,T",        0x4b600009,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1979
{"pcmpgtw",     "D,S,T",        0x46600001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1980
{"pcmpgtw",     "D,S,T",        0x4b200009,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1981
{"pextrh",      "D,S,T",        0x45c00002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1982
{"pextrh",      "D,S,T",        0x4b40000e,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1983
{"pinsrh_0",    "D,S,T",        0x47800003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1984
{"pinsrh_0",    "D,S,T",        0x4b800003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1985
{"pinsrh_1",    "D,S,T",        0x47a00003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1986
{"pinsrh_1",    "D,S,T",        0x4ba00003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1987
{"pinsrh_2",    "D,S,T",        0x47c00003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1988
{"pinsrh_2",    "D,S,T",        0x4bc00003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1989
{"pinsrh_3",    "D,S,T",        0x47e00003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1990
{"pinsrh_3",    "D,S,T",        0x4be00003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1991
{"pmaddhw",     "D,S,T",        0x45e00002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1992
{"pmaddhw",     "D,S,T",        0x4b60000e,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1993
{"pmaxsh",      "D,S,T",        0x46800000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1994
{"pmaxsh",      "D,S,T",        0x4b400008,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1995
{"pmaxub",      "D,S,T",        0x46c00000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1996
{"pmaxub",      "D,S,T",        0x4b800008,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1997
{"pminsh",      "D,S,T",        0x46a00000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
1998
{"pminsh",      "D,S,T",        0x4b600008,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
1999
{"pminub",      "D,S,T",        0x46e00000,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2000
{"pminub",      "D,S,T",        0x4ba00008,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2001
{"pmovmskb",    "D,S",          0x46a00005,     0xffff003f,     RD_S|WR_D|FP_D, 0,       IL2E    },
2002
{"pmovmskb",    "D,S",          0x4ba0000f,     0xffff003f,     RD_S|WR_D|FP_D, 0,       IL2F|IL3A       },
2003
{"pmulhuh",     "D,S,T",        0x46e00002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2004
{"pmulhuh",     "D,S,T",        0x4ba0000a,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2005
{"pmulhh",      "D,S,T",        0x46a00002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2006
{"pmulhh",      "D,S,T",        0x4b60000a,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2007
{"pmullh",      "D,S,T",        0x46800002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2008
{"pmullh",      "D,S,T",        0x4b40000a,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2009
{"pmuluw",      "D,S,T",        0x46c00002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2010
{"pmuluw",      "D,S,T",        0x4b80000a,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2011
{"pasubub",     "D,S,T",        0x45a00001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2012
{"pasubub",     "D,S,T",        0x4b20000d,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2013
{"biadd",       "D,S",          0x46800005,     0xffff003f,     RD_S|WR_D|FP_D, 0,       IL2E    },
2014
{"biadd",       "D,S",          0x4b80000f,     0xffff003f,     RD_S|WR_D|FP_D, 0,       IL2F|IL3A       },
2015
{"pshufh",      "D,S,T",        0x47000002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2016
{"pshufh",      "D,S,T",        0x4b000002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2017
{"psllh",       "D,S,T",        0x46600002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2018
{"psllh",       "D,S,T",        0x4b20000a,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2019
{"psllw",       "D,S,T",        0x46400002,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2020
{"psllw",       "D,S,T",        0x4b00000a,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2021
{"psrah",       "D,S,T",        0x46a00003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2022
{"psrah",       "D,S,T",        0x4b60000b,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2023
{"psraw",       "D,S,T",        0x46800003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2024
{"psraw",       "D,S,T",        0x4b40000b,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2025
{"psrlh",       "D,S,T",        0x46600003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2026
{"psrlh",       "D,S,T",        0x4b20000b,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2027
{"psrlw",       "D,S,T",        0x46400003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2028
{"psrlw",       "D,S,T",        0x4b00000b,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2029
{"psubb",       "D,S,T",        0x47c00001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2030
{"psubb",       "D,S,T",        0x4bc00001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2031
{"psubh",       "D,S,T",        0x47400001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2032
{"psubh",       "D,S,T",        0x4b400001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2033
{"psubw",       "D,S,T",        0x47600001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2034
{"psubw",       "D,S,T",        0x4b600001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2035
{"psubd",       "D,S,T",        0x47e00001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2036
{"psubd",       "D,S,T",        0x4be00001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2037
{"psubsb",      "D,S,T",        0x47800001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2038
{"psubsb",      "D,S,T",        0x4b800001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2039
{"psubsh",      "D,S,T",        0x47000001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2040
{"psubsh",      "D,S,T",        0x4b000001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2041
{"psubusb",     "D,S,T",        0x47a00001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2042
{"psubusb",     "D,S,T",        0x4ba00001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2043
{"psubush",     "D,S,T",        0x47200001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2044
{"psubush",     "D,S,T",        0x4b200001,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2045
{"punpckhbh",   "D,S,T",        0x47600003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2046
{"punpckhbh",   "D,S,T",        0x4b600003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2047
{"punpckhhw",   "D,S,T",        0x47200003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2048
{"punpckhhw",   "D,S,T",        0x4b200003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2049
{"punpckhwd",   "D,S,T",        0x46e00003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2050
{"punpckhwd",   "D,S,T",        0x4ba0000b,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2051
{"punpcklbh",   "D,S,T",        0x47400003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2052
{"punpcklbh",   "D,S,T",        0x4b400003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2053
{"punpcklhw",   "D,S,T",        0x47000003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2054
{"punpcklhw",   "D,S,T",        0x4b000003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2055
{"punpcklwd",   "D,S,T",        0x46c00003,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2E    },
2056
{"punpcklwd",   "D,S,T",        0x4b80000b,     0xffe0003f,     RD_S|RD_T|WR_D|FP_D,    0,       IL2F|IL3A       },
2057
{"sequ",        "S,T",          0x46800032,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D,   0,       IL2E    },
2058
{"sequ",        "S,T",          0x4b80000c,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D,   0,       IL2F|IL3A       },
2059
/* No hazard protection on coprocessor instructions--they shouldn't
2060
   change the state of the processor and if they do it's up to the
2061
   user to put in nops as necessary.  These are at the end so that the
2062
   disassembler recognizes more specific versions first.  */
2063
{"c0",      "C",        0x42000000, 0xfe000000, CP,                     0,               I1      },
2064
{"c1",      "C",        0x46000000, 0xfe000000, FP_S,                   0,               I1      },
2065
{"c2",      "C",        0x4a000000, 0xfe000000, CP,                     0,               I1      },
2066
{"c3",      "C",        0x4e000000, 0xfe000000, CP,                     0,               I1      },
2067
{"cop0",     "C",       0,    (int) M_COP0,      INSN_MACRO,             0,               I1      },
2068
{"cop1",     "C",       0,    (int) M_COP1,      INSN_MACRO,             INSN2_M_FP_S,   I1      },
2069
{"cop2",     "C",       0,    (int) M_COP2,      INSN_MACRO,             0,               I1      },
2070
{"cop3",     "C",       0,    (int) M_COP3,      INSN_MACRO,             0,               I1      }
2071
};
2072
 
2073
#define MIPS_NUM_OPCODES \
2074
        ((sizeof mips_builtin_opcodes) / (sizeof (mips_builtin_opcodes[0])))
2075
const int bfd_mips_num_builtin_opcodes = MIPS_NUM_OPCODES;
2076
 
2077
/* const removed from the following to allow for dynamic extensions to the
2078
 * built-in instruction set. */
2079
struct mips_opcode *mips_opcodes =
2080
  (struct mips_opcode *) mips_builtin_opcodes;
2081
int bfd_mips_num_opcodes = MIPS_NUM_OPCODES;
2082
#undef MIPS_NUM_OPCODES

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.