OpenCores
URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [openarty/] [trunk/] [rtl/] [wbuinput.v] - Blame information for rev 38

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 dgisselq
////////////////////////////////////////////////////////////////////////////////
2
//
3
// Filename:    wbuinput.v
4
//
5
// Project:     FPGA library
6
//
7
// Purpose:     Coordinates the receiption of bytes, which are then translated
8
//              into codewords describing postential bus transactions.  This
9
//      includes turning the human readable bytes into more compact bits,
10
//      forming those bits into codewords, and decompressing any that reference
11
//      addresses within a compression table.
12
//
13
//
14
// Creator:     Dan Gisselquist, Ph.D.
15
//              Gisselquist Technology, LLC
16
//
17
////////////////////////////////////////////////////////////////////////////////
18
//
19
// Copyright (C) 2015-2016, Gisselquist Technology, LLC
20
//
21
// This program is free software (firmware): you can redistribute it and/or
22
// modify it under the terms of  the GNU General Public License as published
23
// by the Free Software Foundation, either version 3 of the License, or (at
24
// your option) any later version.
25
//
26
// This program is distributed in the hope that it will be useful, but WITHOUT
27
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
28
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
29
// for more details.
30
//
31
// License:     GPL, v3, as defined and found on www.gnu.org,
32
//              http://www.gnu.org/licenses/gpl.html
33
//
34
//
35
////////////////////////////////////////////////////////////////////////////////
36
//
37
//
38
module  wbuinput(i_clk, i_stb, i_byte, o_stb, o_codword);
39
        input                   i_clk, i_stb;
40
        input           [7:0]    i_byte;
41
        output  wire            o_stb;
42
        output  wire    [35:0]   o_codword;
43
 
44
        wire            hx_stb, hx_valid;
45
        wire    [5:0]    hx_hexbits;
46
        wbutohex        tobits(i_clk, i_stb, i_byte,
47
                                hx_stb, hx_valid, hx_hexbits);
48
 
49
        wire            cw_stb;
50
        wire    [35:0]   cw_word;
51
        wbureadcw       formcw(i_clk, hx_stb, hx_valid, hx_hexbits,
52
                                cw_stb, cw_word);
53
 
54
// `define      DEBUGGING
55
`ifdef  DEBUGGING
56
        assign  o_stb = cw_stb;
57
        assign  o_codword = cw_word;
58
`else
59
        wbudecompress   unpack(i_clk,cw_stb,cw_word, o_stb, o_codword);
60
`endif
61
 
62
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.