OpenCores
URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [openarty/] [trunk/] [sw/] [board/] [arty.ld] - Blame information for rev 50

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 dgisselq
/*******************************************************************************
2
*
3
* Filename:     arty.ld
4
*
5
* Project:      OpenArty, an entirely open SoC based upon the Arty platform
6
*
7
* Purpose:      This script provides a description of the memory on the Arty,
8
*               for the purposes of where to place programs in memory during
9
*               linking.
10
*
11
* Creator:      Dan Gisselquist, Ph.D.
12
*               Gisselquist Technology, LLC
13
*
14
********************************************************************************
15
*
16
* Copyright (C) 2016, Gisselquist Technology, LLC
17
*
18
* This program is free software (firmware): you can redistribute it and/or
19
* modify it under the terms of  the GNU General Public License as published
20
* by the Free Software Foundation, either version 3 of the License, or (at
21
* your option) any later version.
22
*
23
* This program is distributed in the hope that it will be useful, but WITHOUT
24
* ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
25
* FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
26
* for more details.
27
*
28
* License:      GPL, v3, as defined and found on www.gnu.org,
29
*               http://www.gnu.org/licenses/gpl.html
30
*
31
*
32
*******************************************************************************/
33
 
34
ENTRY(_start)
35
 
36
MEMORY
37
{
38
        blkram (wx) : ORIGIN = 0x0008000, LENGTH = 0x0008000
39
        flash  (rx) : ORIGIN = 0x0400000, LENGTH = 0x0400000
40
        sdram  (wx) : ORIGIN = 0x4000000, LENGTH = 0x4000000
41
}
42
 
43
_flash  = ORIGIN(flash);
44
_blkram = ORIGIN(blkram);
45
_sdram  = ORIGIN(sdram);
46
_top_of_stack = ORIGIN(blkram) + LENGTH(blkram) - 1;
47
 
48
SECTIONS
49
{
50
        .rocode 0x4e0000 : {
51
                _boot_address = .;
52
                *(.start) *(.boot)
53 49 dgisselq
                *(.text.startup)
54 30 dgisselq
                } > flash
55
        _kernel_image_start = . ;
56
        .fastcode : {
57
                *(.kernel)
58
                _kernel_image_end = . ;
59
                }> blkram AT> flash
60
        _sdram_image_start = . ;
61
        .ramcode : {
62 49 dgisselq
                *(.text.startup)
63 30 dgisselq
                *(.text)
64
                *(.rodata*) *(.strings)
65 49 dgisselq
                *(.data) *(COMMON)
66 30 dgisselq
                }> sdram AT> flash
67
        _sdram_image_end = . ;
68
        .bss : {
69
                *(.bss)
70
                _bss_image_end = . ;
71
                } > sdram
72
        _top_of_heap = .;
73
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.