OpenCores
URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [openarty/] [trunk/] [sw/] [board/] [arty.ld] - Blame information for rev 59

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 dgisselq
/*******************************************************************************
2
*
3
* Filename:     arty.ld
4
*
5
* Project:      OpenArty, an entirely open SoC based upon the Arty platform
6
*
7
* Purpose:      This script provides a description of the memory on the Arty,
8
*               for the purposes of where to place programs in memory during
9
*               linking.
10
*
11
* Creator:      Dan Gisselquist, Ph.D.
12
*               Gisselquist Technology, LLC
13
*
14
********************************************************************************
15
*
16 52 dgisselq
* Copyright (C) 2016-2017, Gisselquist Technology, LLC
17 30 dgisselq
*
18
* This program is free software (firmware): you can redistribute it and/or
19
* modify it under the terms of  the GNU General Public License as published
20
* by the Free Software Foundation, either version 3 of the License, or (at
21
* your option) any later version.
22
*
23
* This program is distributed in the hope that it will be useful, but WITHOUT
24
* ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
25
* FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
26
* for more details.
27
*
28 52 dgisselq
* You should have received a copy of the GNU General Public License along
29
* with this program.  (It's in the $(ROOT)/doc directory.  Run make with no
30
* target there if the PDF file isn't present.)  If not, see
31
*  for a copy.
32
*
33 30 dgisselq
* License:      GPL, v3, as defined and found on www.gnu.org,
34
*               http://www.gnu.org/licenses/gpl.html
35
*
36
*
37
*******************************************************************************/
38
 
39
ENTRY(_start)
40
 
41
MEMORY
42
{
43 52 dgisselq
        blkram (wx) : ORIGIN = 0x00020000, LENGTH = 0x00020000
44
        flash  (rx) : ORIGIN = 0x01000000, LENGTH = 0x01000000 /* 2^24 = 16MB */
45
        sdram  (wx) : ORIGIN = 0x10000000, LENGTH = 0x10000000
46 30 dgisselq
}
47
 
48
_flash  = ORIGIN(flash);
49
_blkram = ORIGIN(blkram);
50
_sdram  = ORIGIN(sdram);
51 52 dgisselq
_top_of_stack = ORIGIN(blkram) + LENGTH(blkram) - 4;
52 30 dgisselq
 
53
SECTIONS
54
{
55 52 dgisselq
        .rocode 0x1380000 : {
56 30 dgisselq
                _boot_address = .;
57
                *(.start) *(.boot)
58
                } > flash
59
        _kernel_image_start = . ;
60
        .fastcode : {
61
                *(.kernel)
62
                _kernel_image_end = . ;
63
                }> blkram AT> flash
64
        _sdram_image_start = . ;
65
        .ramcode : {
66 49 dgisselq
                *(.text.startup)
67 52 dgisselq
                *(.text*)
68 30 dgisselq
                *(.rodata*) *(.strings)
69 49 dgisselq
                *(.data) *(COMMON)
70 30 dgisselq
                }> sdram AT> flash
71
        _sdram_image_end = . ;
72
        .bss : {
73
                *(.bss)
74
                _bss_image_end = . ;
75
                } > sdram
76
        _top_of_heap = .;
77
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.