OpenCores
URL https://opencores.org/ocsvn/openfire2/openfire2/trunk

Subversion Repositories openfire2

[/] [openfire2/] [trunk/] [docs/] [memory-map.txt] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 toni32
Hint:
2
 
3
Address from the code side (if you want to know physical address >> 2)
4
Bit ordering:  0=MSB --> 31=LSB
5
 
6
I/O PORTS
7
-------------------------------------------------------------------------------------
8
ADDRESS                 READ                            WRITE
9
-------------------------------------------------------------------------------------
10
SP3SK GPIO: **ATTENTION** USE ALWAYS WORD (32BIT) WRITE DUE TO NOT BYTE SELECT LOGIC
11
0x0800_0000             31..24=segments_n               31..24=segments_n
12
0x0800_0001(r)          23..20=drivers_n                23..20=drivers_n
13
0x0800_0002(r)          19..16=pushbuttons
14
0x0800_0003(r)          15.. 8=leds                     15..8 =leds
15
                         7.. 0=switches
16
 
17
UARTS STATUS REGISTER:
18
0x0800_0004             24=rx1_data_present
19
                        25=rx1_half_full
20
                        26=rx1_full
21
                        27=tx1_half_full
22
                        28=tx1_full
23
 
24
0x0800_0006              8=rx2_data_present
25
                         9=rx2_half_full
26
                        10=rx2_full
27
                        11=tx2_half_full
28
                        12=tx2_full
29
 
30
UART1_TXRX_DATA:
31
0x0800_0008             31..24=read byte                31..24=send byte
32
 
33
UART2_TXRX_DATA:
34
0x0800_000C             31..24=read byte                31..24=send byte
35
 
36
PROM_READER:
37
0x0800_0010             31..24=read current byte
38
0x0800_0011             23=requested sync               23=request next sync
39
                        22=requested data               22=request next byte
40
                        21=prom synced
41
                        20=data ready
42
 
43
TIMER1:
44
0x0800_0014             31=running/stopped              31=start/stop
45
                        30..0=current value             30..0=max. timer value
46
 
47
INTERRUPT_ENABLE:
48
0x0800_0018                                             31=enable timer1 interrupt
49
                                                        30=enable uart1 receive byte interrupt
50
                                                        29=enable uart2 receive byte interrupt
51
 
52
-------------------------------------------------
53
MEMORY MAP
54
-------------------------------------------------
55
0x0000_0000     block ram start (inside fpga)
56
0x0000_1fff     block ram end
57
 
58
0x0000_0000     reset vector
59
0x0000_0008     software exception vector (break)
60
0x0000_0010     interrupt vector
61
0x0000_0018     reserved (breakpoint vector)
62
0x0000_0020     hardware exception vector
63
 
64
0x0400_0000     external sram start
65
0x040f_ffff     external sram end
66
 
67
0x040e_2000     video ram start (inside external sram)
68
0x040f_ffff     video ram end (size = 0x1_e000)
69
 
70
0x0800_0000     i/o space
71
0x0800_xxxx
72
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.