| 1 |
3 |
toni32 |
#PACE: Start of Constraints generated by PACE
|
| 2 |
|
|
|
| 3 |
|
|
#PACE: Start of PACE I/O Pin Assignments
|
| 4 |
|
|
NET "b" LOC = "R11" ;
|
| 5 |
|
|
NET "clk_50mhz" LOC = "T9" ;
|
| 6 |
|
|
NET "drivers_n<0>" LOC = "D14" ;
|
| 7 |
|
|
NET "drivers_n<1>" LOC = "G14" ;
|
| 8 |
|
|
NET "drivers_n<2>" LOC = "F14" ;
|
| 9 |
|
|
NET "drivers_n<3>" LOC = "E13" ;
|
| 10 |
|
|
NET "g" LOC = "T12" ;
|
| 11 |
|
|
NET "hsync_n" LOC = "R9" ;
|
| 12 |
|
|
#NET "i2c_clk" LOC = "D6" ;
|
| 13 |
|
|
#NET "i2c_data" LOC = "C6" ;
|
| 14 |
|
|
NET "leds<0>" LOC = "K12" ;
|
| 15 |
|
|
NET "leds<1>" LOC = "P14" ;
|
| 16 |
|
|
NET "leds<2>" LOC = "L12" ;
|
| 17 |
|
|
NET "leds<3>" LOC = "N14" ;
|
| 18 |
|
|
NET "leds<4>" LOC = "P13" ;
|
| 19 |
|
|
NET "leds<5>" LOC = "N12" ;
|
| 20 |
|
|
NET "leds<6>" LOC = "P12" ;
|
| 21 |
|
|
NET "leds<7>" LOC = "P11" ;
|
| 22 |
|
|
NET "prom_cclk" LOC = "A14" ;
|
| 23 |
|
|
NET "prom_din" LOC = "M11" ;
|
| 24 |
|
|
NET "prom_reset_n" LOC = "N9" ;
|
| 25 |
|
|
NET "pushbuttons<0>" LOC = "M13" ;
|
| 26 |
|
|
NET "pushbuttons<1>" LOC = "M14" ;
|
| 27 |
|
|
NET "pushbuttons<2>" LOC = "L13" ;
|
| 28 |
|
|
NET "pushbuttons<3>" LOC = "L14" ;
|
| 29 |
|
|
NET "r" LOC = "R12" ;
|
| 30 |
|
|
NET "ram1_ce_n" LOC = "P7" ;
|
| 31 |
|
|
NET "ram1_io<0>" LOC = "N7" ;
|
| 32 |
|
|
NET "ram1_io<10>" LOC = "F2" ;
|
| 33 |
|
|
NET "ram1_io<11>" LOC = "H1" ;
|
| 34 |
|
|
NET "ram1_io<12>" LOC = "J2" ;
|
| 35 |
|
|
NET "ram1_io<13>" LOC = "L2" ;
|
| 36 |
|
|
NET "ram1_io<14>" LOC = "P1" ;
|
| 37 |
|
|
NET "ram1_io<15>" LOC = "R1" ;
|
| 38 |
|
|
NET "ram1_io<1>" LOC = "T8" ;
|
| 39 |
|
|
NET "ram1_io<2>" LOC = "R6" ;
|
| 40 |
|
|
NET "ram1_io<3>" LOC = "T5" ;
|
| 41 |
|
|
NET "ram1_io<4>" LOC = "R5" ;
|
| 42 |
|
|
NET "ram1_io<5>" LOC = "C2" ;
|
| 43 |
|
|
NET "ram1_io<6>" LOC = "C1" ;
|
| 44 |
|
|
NET "ram1_io<7>" LOC = "B1" ;
|
| 45 |
|
|
NET "ram1_io<8>" LOC = "D3" ;
|
| 46 |
|
|
NET "ram1_io<9>" LOC = "P8" ;
|
| 47 |
|
|
NET "ram1_lb_n" LOC = "P6" ;
|
| 48 |
|
|
NET "ram1_ub_n" LOC = "T4" ;
|
| 49 |
|
|
NET "ram2_ce_n" LOC = "N5" ;
|
| 50 |
|
|
NET "ram2_io<0>" LOC = "P2" ;
|
| 51 |
|
|
NET "ram2_io<10>" LOC = "G1" ;
|
| 52 |
|
|
NET "ram2_io<11>" LOC = "F5" ;
|
| 53 |
|
|
NET "ram2_io<12>" LOC = "C3" ;
|
| 54 |
|
|
NET "ram2_io<13>" LOC = "K2" ;
|
| 55 |
|
|
NET "ram2_io<14>" LOC = "M1" ;
|
| 56 |
|
|
NET "ram2_io<15>" LOC = "N1" ;
|
| 57 |
|
|
NET "ram2_io<1>" LOC = "N2" ;
|
| 58 |
|
|
NET "ram2_io<2>" LOC = "M2" ;
|
| 59 |
|
|
NET "ram2_io<3>" LOC = "K1" ;
|
| 60 |
|
|
NET "ram2_io<4>" LOC = "J1" ;
|
| 61 |
|
|
NET "ram2_io<5>" LOC = "G2" ;
|
| 62 |
|
|
NET "ram2_io<6>" LOC = "E1" ;
|
| 63 |
|
|
NET "ram2_io<7>" LOC = "D1" ;
|
| 64 |
|
|
NET "ram2_io<8>" LOC = "D2" ;
|
| 65 |
|
|
NET "ram2_io<9>" LOC = "E2" ;
|
| 66 |
|
|
NET "ram2_lb_n" LOC = "P5" ;
|
| 67 |
|
|
NET "ram2_ub_n" LOC = "R4" ;
|
| 68 |
|
|
NET "ram_addr<0>" LOC = "L5" ;
|
| 69 |
|
|
NET "ram_addr<10>" LOC = "G5" ;
|
| 70 |
|
|
NET "ram_addr<11>" LOC = "H3" ;
|
| 71 |
|
|
NET "ram_addr<12>" LOC = "H4" ;
|
| 72 |
|
|
NET "ram_addr<13>" LOC = "J4" ;
|
| 73 |
|
|
NET "ram_addr<14>" LOC = "J3" ;
|
| 74 |
|
|
NET "ram_addr<15>" LOC = "K3" ;
|
| 75 |
|
|
NET "ram_addr<16>" LOC = "K5" ;
|
| 76 |
|
|
NET "ram_addr<17>" LOC = "L3" ;
|
| 77 |
|
|
NET "ram_addr<1>" LOC = "N3" ;
|
| 78 |
|
|
NET "ram_addr<2>" LOC = "M4" ;
|
| 79 |
|
|
NET "ram_addr<3>" LOC = "M3" ;
|
| 80 |
|
|
NET "ram_addr<4>" LOC = "L4" ;
|
| 81 |
|
|
NET "ram_addr<5>" LOC = "G4" ;
|
| 82 |
|
|
NET "ram_addr<6>" LOC = "F3" ;
|
| 83 |
|
|
NET "ram_addr<7>" LOC = "F4" ;
|
| 84 |
|
|
NET "ram_addr<8>" LOC = "E3" ;
|
| 85 |
|
|
NET "ram_addr<9>" LOC = "E4" ;
|
| 86 |
|
|
NET "ram_oe_n" LOC = "K4" ;
|
| 87 |
|
|
NET "ram_we_n" LOC = "G3" ;
|
| 88 |
|
|
NET "rx1" LOC = "T13" ;
|
| 89 |
|
|
#NET "rx2" LOC = "N10" ;
|
| 90 |
|
|
#NET "rx_ultrasonidos" LOC = "C5" ;
|
| 91 |
|
|
NET "segments_n<0>" LOC = "P16" ;
|
| 92 |
|
|
NET "segments_n<1>" LOC = "N16" ;
|
| 93 |
|
|
NET "segments_n<2>" LOC = "F13" ;
|
| 94 |
|
|
NET "segments_n<3>" LOC = "R16" ;
|
| 95 |
|
|
NET "segments_n<4>" LOC = "P15" ;
|
| 96 |
|
|
NET "segments_n<5>" LOC = "N15" ;
|
| 97 |
|
|
NET "segments_n<6>" LOC = "G13" ;
|
| 98 |
|
|
NET "segments_n<7>" LOC = "E14" ;
|
| 99 |
|
|
#NET "spi_clk" LOC = "E7" ;
|
| 100 |
|
|
#NET "spi_cs_1" LOC = "C8" ;
|
| 101 |
|
|
#NET "spi_cs_2" LOC = "D8" ;
|
| 102 |
|
|
#NET "spi_cs_3" LOC = "C9" ;
|
| 103 |
|
|
#NET "spi_cs_4" LOC = "D10" ;
|
| 104 |
|
|
#NET "spi_datain" LOC = "C7" ;
|
| 105 |
|
|
#NET "spi_dataout" LOC = "D7" ;
|
| 106 |
|
|
NET "switches<0>" LOC = "F12" ;
|
| 107 |
|
|
NET "switches<1>" LOC = "G12" ;
|
| 108 |
|
|
NET "switches<2>" LOC = "H14" ;
|
| 109 |
|
|
NET "switches<3>" LOC = "H13" ;
|
| 110 |
|
|
NET "switches<4>" LOC = "J14" ;
|
| 111 |
|
|
NET "switches<5>" LOC = "J13" ;
|
| 112 |
|
|
NET "switches<6>" LOC = "K14" ;
|
| 113 |
|
|
NET "switches<7>" LOC = "K13" ;
|
| 114 |
|
|
NET "tx1" LOC = "R13" ;
|
| 115 |
|
|
#NET "tx2" LOC = "T14" ;
|
| 116 |
|
|
#NET "tx_ultrasonidos_n" LOC = "D5" ;
|
| 117 |
|
|
#NET "tx_ultrasonidos_p" LOC = "E6" ;
|
| 118 |
|
|
NET "vsync_n" LOC = "T10" ;
|
| 119 |
|
|
|
| 120 |
|
|
#PACE: Start of PACE Area Constraints
|
| 121 |
|
|
|
| 122 |
|
|
#PACE: Start of PACE Prohibit Constraints
|
| 123 |
|
|
|
| 124 |
|
|
#PACE: End of Constraints generated by PACE
|
