| 1 |
15 |
juko |
/*
|
| 2 |
|
|
* .--------------. .----------------. .------------.
|
| 3 |
|
|
* | .------------. | .--------------. | .----------. |
|
| 4 |
|
|
* | | ____ ____ | | | ____ ____ | | | ______ | |
|
| 5 |
|
|
* | ||_ || _|| | ||_ \ / _|| | | .' ___ || |
|
| 6 |
|
|
* ___ _ __ ___ _ __ | | | |__| | | | | | \/ | | | |/ .' \_|| |
|
| 7 |
|
|
* / _ \| '_ \ / _ \ '_ \ | | | __ | | | | | |\ /| | | | || | | |
|
| 8 |
|
|
* (_) | |_) | __/ | | || | _| | | |_ | | | _| |_\/_| |_ | | |\ `.___.'\| |
|
| 9 |
|
|
* \___/| .__/ \___|_| |_|| ||____||____|| | ||_____||_____|| | | `._____.'| |
|
| 10 |
|
|
* | | | | | | | | | | | |
|
| 11 |
|
|
* |_| | '------------' | '--------------' | '----------' |
|
| 12 |
|
|
* '--------------' '----------------' '------------'
|
| 13 |
|
|
*
|
| 14 |
|
|
* openHMC - An Open Source Hybrid Memory Cube Controller
|
| 15 |
|
|
* (C) Copyright 2014 Computer Architecture Group - University of Heidelberg
|
| 16 |
|
|
* www.ziti.uni-heidelberg.de
|
| 17 |
|
|
* B6, 26
|
| 18 |
|
|
* 68159 Mannheim
|
| 19 |
|
|
* Germany
|
| 20 |
|
|
*
|
| 21 |
|
|
* Contact: openhmc@ziti.uni-heidelberg.de
|
| 22 |
|
|
* http://ra.ziti.uni-heidelberg.de/openhmc
|
| 23 |
|
|
*
|
| 24 |
|
|
* This source file is free software: you can redistribute it and/or modify
|
| 25 |
|
|
* it under the terms of the GNU Lesser General Public License as published by
|
| 26 |
|
|
* the Free Software Foundation, either version 3 of the License, or
|
| 27 |
|
|
* (at your option) any later version.
|
| 28 |
|
|
*
|
| 29 |
|
|
* This source file is distributed in the hope that it will be useful,
|
| 30 |
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
| 31 |
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
| 32 |
|
|
* GNU Lesser General Public License for more details.
|
| 33 |
|
|
*
|
| 34 |
|
|
* You should have received a copy of the GNU Lesser General Public License
|
| 35 |
|
|
* along with this source file. If not, see .
|
| 36 |
|
|
*
|
| 37 |
|
|
*
|
| 38 |
|
|
*/
|
| 39 |
|
|
|
| 40 |
|
|
`ifndef BFM_INIT_SEQ
|
| 41 |
|
|
`define BFM_INIT_SEQ
|
| 42 |
|
|
|
| 43 |
|
|
class hmc_model_init_seq extends hmc_base_seq;
|
| 44 |
|
|
|
| 45 |
|
|
reg_openhmc_rf_status_general_c status;
|
| 46 |
|
|
reg_openhmc_rf_control_c control;
|
| 47 |
|
|
reg_openhmc_rf_sent_np_c sent_np;
|
| 48 |
|
|
reg_openhmc_rf_rcvd_rsp_c rcvd_rsp;
|
| 49 |
|
|
|
| 50 |
|
|
function new(string name="hmc_model_init_seq");
|
| 51 |
|
|
super.new(name);
|
| 52 |
|
|
endfunction : new
|
| 53 |
|
|
|
| 54 |
|
|
`uvm_object_utils(hmc_model_init_seq)
|
| 55 |
|
|
`uvm_declare_p_sequencer(vseqr)
|
| 56 |
|
|
|
| 57 |
|
|
task body();
|
| 58 |
|
|
|
| 59 |
|
|
// init register
|
| 60 |
|
|
//initiate all the registers (used for sleep mode)
|
| 61 |
|
|
$cast(status,p_sequencer.rf_seqr_hmc.get_by_name("status_general"));
|
| 62 |
|
|
status.set_check_on_read(1'b0);
|
| 63 |
|
|
|
| 64 |
|
|
$cast(control,p_sequencer.rf_seqr_hmc.get_by_name("control"));
|
| 65 |
|
|
control.set_check_on_read(1'b0);
|
| 66 |
|
|
|
| 67 |
|
|
$cast(sent_np,p_sequencer.rf_seqr_hmc.get_by_name("sent_np"));
|
| 68 |
|
|
sent_np.set_check_on_read(1'b0);
|
| 69 |
|
|
|
| 70 |
|
|
$cast(rcvd_rsp,p_sequencer.rf_seqr_hmc.get_by_name("rcvd_rsp"));
|
| 71 |
|
|
rcvd_rsp.set_check_on_read(1'b0);
|
| 72 |
|
|
|
| 73 |
|
|
|
| 74 |
|
|
`uvm_info(get_type_name(), $psprintf("Configure BFM"), UVM_NONE)
|
| 75 |
|
|
`uvm_info(get_type_name(), $psprintf("HMC_Token Count is: %d", p_sequencer.link_cfg.hmc_tokens), UVM_NONE)
|
| 76 |
|
|
p_sequencer.hmc_link_cfg.cfg_cid = p_sequencer.link_cfg.cube_id;
|
| 77 |
|
|
p_sequencer.hmc_link_cfg.cfg_lane_auto_correct = p_sequencer.link_cfg.cfg_lane_auto_correct;
|
| 78 |
|
|
p_sequencer.hmc_link_cfg.cfg_rsp_open_loop = p_sequencer.link_cfg.cfg_rsp_open_loop;
|
| 79 |
|
|
|
| 80 |
|
|
// These are set to match the design
|
| 81 |
|
|
p_sequencer.hmc_link_cfg.cfg_rx_clk_ratio = p_sequencer.link_cfg.cfg_rx_clk_ratio;
|
| 82 |
|
|
p_sequencer.hmc_link_cfg.cfg_half_link_mode_rx = p_sequencer.link_cfg.cfg_half_link_mode_rx;
|
| 83 |
|
|
p_sequencer.hmc_link_cfg.cfg_tx_lane_reverse = p_sequencer.link_cfg.cfg_tx_lane_reverse;
|
| 84 |
|
|
p_sequencer.hmc_link_cfg.cfg_tx_lane_delay = p_sequencer.link_cfg.cfg_tx_lane_delay;
|
| 85 |
|
|
|
| 86 |
|
|
p_sequencer.hmc_link_cfg.cfg_hsstx_inv = p_sequencer.link_cfg.cfg_hsstx_inv;
|
| 87 |
|
|
|
| 88 |
|
|
|
| 89 |
|
|
p_sequencer.hmc_link_cfg.cfg_tx_clk_ratio = p_sequencer.link_cfg.cfg_tx_clk_ratio;
|
| 90 |
|
|
p_sequencer.hmc_link_cfg.cfg_half_link_mode_tx = p_sequencer.link_cfg.cfg_half_link_mode_tx;
|
| 91 |
|
|
|
| 92 |
|
|
p_sequencer.hmc_link_cfg.cfg_descram_enb = p_sequencer.link_cfg.cfg_scram_enb;
|
| 93 |
|
|
p_sequencer.hmc_link_cfg.cfg_scram_enb = p_sequencer.link_cfg.cfg_scram_enb;
|
| 94 |
|
|
p_sequencer.hmc_link_cfg.cfg_tokens = p_sequencer.link_cfg.hmc_tokens;
|
| 95 |
|
|
p_sequencer.hmc_link_cfg.cfg_tokens_expected = p_sequencer.link_cfg.rx_tokens;
|
| 96 |
|
|
|
| 97 |
|
|
p_sequencer.hmc_link_cfg.cfg_init_retry_rxcnt = p_sequencer.link_cfg.cfg_init_retry_rxcnt;
|
| 98 |
|
|
p_sequencer.hmc_link_cfg.cfg_init_retry_txcnt = p_sequencer.link_cfg.cfg_init_retry_txcnt;
|
| 99 |
|
|
|
| 100 |
|
|
//***Enable Errors - Dont touch
|
| 101 |
|
|
p_sequencer.hmc_link_cfg.cfg_rsp_dln = p_sequencer.link_cfg.cfg_rsp_dln;
|
| 102 |
|
|
p_sequencer.hmc_link_cfg.cfg_rsp_lng = p_sequencer.link_cfg.cfg_rsp_lng;
|
| 103 |
|
|
p_sequencer.hmc_link_cfg.cfg_rsp_crc = p_sequencer.link_cfg.cfg_rsp_crc;
|
| 104 |
|
|
p_sequencer.hmc_link_cfg.cfg_rsp_seq = p_sequencer.link_cfg.cfg_rsp_seq;
|
| 105 |
|
|
p_sequencer.hmc_link_cfg.cfg_rsp_poison = p_sequencer.link_cfg.cfg_rsp_poison;
|
| 106 |
|
|
|
| 107 |
|
|
p_sequencer.hmc_link_cfg.cfg_req_dln = p_sequencer.link_cfg.cfg_req_dln;
|
| 108 |
|
|
p_sequencer.hmc_link_cfg.cfg_req_lng = p_sequencer.link_cfg.cfg_req_lng;
|
| 109 |
|
|
p_sequencer.hmc_link_cfg.cfg_req_crc = p_sequencer.link_cfg.cfg_req_crc;
|
| 110 |
|
|
p_sequencer.hmc_link_cfg.cfg_req_seq = p_sequencer.link_cfg.cfg_req_seq;
|
| 111 |
|
|
|
| 112 |
|
|
//Reduce timings for simulation
|
| 113 |
|
|
p_sequencer.hmc_link_cfg.cfg_tsref = p_sequencer.link_cfg.cfg_tsref;
|
| 114 |
|
|
p_sequencer.hmc_link_cfg.cfg_top = p_sequencer.link_cfg.cfg_top;
|
| 115 |
|
|
|
| 116 |
|
|
p_sequencer.hmc_link_cfg.cfg_retry_timeout = p_sequencer.link_cfg.cfg_retry_timeout;
|
| 117 |
|
|
p_sequencer.hmc_link_cfg.cfg_retry_limit = p_sequencer.link_cfg.cfg_retry_limit; //8
|
| 118 |
|
|
|
| 119 |
|
|
//Enable retry
|
| 120 |
|
|
p_sequencer.hmc_link_cfg.cfg_retry_enb = p_sequencer.link_cfg.cfg_retry_enb;
|
| 121 |
|
|
|
| 122 |
|
|
if(p_sequencer.hmc_link_cfg.cfg_scram_enb)
|
| 123 |
|
|
p_sequencer.hmc_link_cfg.cfg_tx_rl_lim = p_sequencer.link_cfg.cfg_tx_rl_lim;
|
| 124 |
|
|
|
| 125 |
|
|
p_sequencer.hmc_link_cfg.display(); //uncomment for full link configuration output
|
| 126 |
|
|
|
| 127 |
|
|
tb_top.dut_I.hmc_bfm0.set_config(p_sequencer.hmc_link_cfg,0);
|
| 128 |
|
|
`uvm_info(get_type_name(), $psprintf("HMC BFM CONFIGURATION IS COMPLETE"), UVM_NONE)
|
| 129 |
|
|
|
| 130 |
|
|
|
| 131 |
|
|
endtask : body
|
| 132 |
|
|
|
| 133 |
|
|
endclass : hmc_model_init_seq
|
| 134 |
|
|
|
| 135 |
|
|
`endif // HMC_INIT_SEQ
|
