OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [bench/] [verilog/] [registers.v] - Blame information for rev 17

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 olivier.gi
//----------------------------------------------------------------------------
2
// Copyright (C) 2001 Authors
3
//
4
// This source file may be used and distributed without restriction provided
5
// that this copyright statement is not removed from the file and that any
6
// derivative work contains the original copyright notice and the associated
7
// disclaimer.
8
//
9
// This source file is free software; you can redistribute it and/or modify
10
// it under the terms of the GNU Lesser General Public License as published
11
// by the Free Software Foundation; either version 2.1 of the License, or
12
// (at your option) any later version.
13
//
14
// This source is distributed in the hope that it will be useful, but WITHOUT
15
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
16
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
17
// License for more details.
18
//
19
// You should have received a copy of the GNU Lesser General Public License
20
// along with this source; if not, write to the Free Software Foundation,
21
// Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
22
//
23
//----------------------------------------------------------------------------
24
// 
25
// *File Name: registers.v
26
// 
27
// *Module Description:
28
//                      Direct connections to internal registers & memory.
29
//
30
//
31
// *Author(s):
32
//              - Olivier Girard,    olgirard@gmail.com
33
//
34
//----------------------------------------------------------------------------
35 17 olivier.gi
// $Rev: 17 $
36
// $LastChangedBy: olivier.girard $
37
// $LastChangedDate: 2009-08-04 23:15:39 +0200 (Tue, 04 Aug 2009) $
38
//----------------------------------------------------------------------------
39 2 olivier.gi
 
40
// CPU registers
41
//======================
42
 
43
wire       [15:0] r0    = dut.execution_unit_0.register_file_0.r0;
44
wire       [15:0] r1    = dut.execution_unit_0.register_file_0.r1;
45
wire       [15:0] r2    = dut.execution_unit_0.register_file_0.r2;
46
wire       [15:0] r3    = dut.execution_unit_0.register_file_0.r3;
47
wire       [15:0] r4    = dut.execution_unit_0.register_file_0.r4;
48
wire       [15:0] r5    = dut.execution_unit_0.register_file_0.r5;
49
wire       [15:0] r6    = dut.execution_unit_0.register_file_0.r6;
50
wire       [15:0] r7    = dut.execution_unit_0.register_file_0.r7;
51
wire       [15:0] r8    = dut.execution_unit_0.register_file_0.r8;
52
wire       [15:0] r9    = dut.execution_unit_0.register_file_0.r9;
53
wire       [15:0] r10   = dut.execution_unit_0.register_file_0.r10;
54
wire       [15:0] r11   = dut.execution_unit_0.register_file_0.r11;
55
wire       [15:0] r12   = dut.execution_unit_0.register_file_0.r12;
56
wire       [15:0] r13   = dut.execution_unit_0.register_file_0.r13;
57
wire       [15:0] r14   = dut.execution_unit_0.register_file_0.r14;
58
wire       [15:0] r15   = dut.execution_unit_0.register_file_0.r15;
59
 
60
 
61
// RAM cells
62
//======================
63
 
64
wire       [15:0] mem200 = ram_0.mem[0];
65
wire       [15:0] mem202 = ram_0.mem[1];
66
wire       [15:0] mem204 = ram_0.mem[2];
67
wire       [15:0] mem206 = ram_0.mem[3];
68
wire       [15:0] mem208 = ram_0.mem[4];
69
wire       [15:0] mem20A = ram_0.mem[5];
70
wire       [15:0] mem20C = ram_0.mem[6];
71
wire       [15:0] mem20E = ram_0.mem[7];
72
wire       [15:0] mem210 = ram_0.mem[8];
73
wire       [15:0] mem212 = ram_0.mem[9];
74
wire       [15:0] mem214 = ram_0.mem[10];
75
wire       [15:0] mem216 = ram_0.mem[11];
76
wire       [15:0] mem218 = ram_0.mem[12];
77
wire       [15:0] mem21A = ram_0.mem[13];
78
wire       [15:0] mem21C = ram_0.mem[14];
79
wire       [15:0] mem21E = ram_0.mem[15];
80
wire       [15:0] mem220 = ram_0.mem[16];
81
wire       [15:0] mem222 = ram_0.mem[17];
82
wire       [15:0] mem224 = ram_0.mem[18];
83
wire       [15:0] mem226 = ram_0.mem[19];
84
wire       [15:0] mem228 = ram_0.mem[20];
85
wire       [15:0] mem22A = ram_0.mem[21];
86
wire       [15:0] mem22C = ram_0.mem[22];
87
wire       [15:0] mem22E = ram_0.mem[23];
88
wire       [15:0] mem230 = ram_0.mem[24];
89
wire       [15:0] mem232 = ram_0.mem[25];
90
wire       [15:0] mem234 = ram_0.mem[26];
91
wire       [15:0] mem236 = ram_0.mem[27];
92
wire       [15:0] mem238 = ram_0.mem[28];
93
wire       [15:0] mem23A = ram_0.mem[29];
94
wire       [15:0] mem23C = ram_0.mem[30];
95
wire       [15:0] mem23E = ram_0.mem[31];
96
wire       [15:0] mem240 = ram_0.mem[32];
97
wire       [15:0] mem242 = ram_0.mem[33];
98
wire       [15:0] mem244 = ram_0.mem[34];
99
wire       [15:0] mem246 = ram_0.mem[35];
100
wire       [15:0] mem248 = ram_0.mem[36];
101
wire       [15:0] mem24A = ram_0.mem[37];
102
wire       [15:0] mem24C = ram_0.mem[38];
103
wire       [15:0] mem24E = ram_0.mem[39];
104
wire       [15:0] mem250 = ram_0.mem[40];
105
wire       [15:0] mem252 = ram_0.mem[41];
106
wire       [15:0] mem254 = ram_0.mem[42];
107
wire       [15:0] mem256 = ram_0.mem[43];
108
wire       [15:0] mem258 = ram_0.mem[44];
109
wire       [15:0] mem25A = ram_0.mem[45];
110
wire       [15:0] mem25C = ram_0.mem[46];
111
wire       [15:0] mem25E = ram_0.mem[47];
112
wire       [15:0] mem260 = ram_0.mem[48];
113
wire       [15:0] mem262 = ram_0.mem[49];
114
wire       [15:0] mem264 = ram_0.mem[50];
115
wire       [15:0] mem266 = ram_0.mem[51];
116
wire       [15:0] mem268 = ram_0.mem[52];
117
wire       [15:0] mem26A = ram_0.mem[53];
118
wire       [15:0] mem26C = ram_0.mem[54];
119
wire       [15:0] mem26E = ram_0.mem[55];
120
wire       [15:0] mem270 = ram_0.mem[56];
121
wire       [15:0] mem272 = ram_0.mem[57];
122
wire       [15:0] mem274 = ram_0.mem[58];
123
wire       [15:0] mem276 = ram_0.mem[59];
124
wire       [15:0] mem278 = ram_0.mem[60];
125
wire       [15:0] mem27A = ram_0.mem[61];
126
wire       [15:0] mem27C = ram_0.mem[62];
127
wire       [15:0] mem27E = ram_0.mem[63];
128
wire       [15:0] mem280 = ram_0.mem[64];
129
 
130
 
131
// Interrupt vectors
132
//======================
133
 
134
wire       [15:0] irq_vect_15 = rom_0.mem[(1<<(`ROM_MSB+1))-1];  // RESET Vector
135
wire       [15:0] irq_vect_14 = rom_0.mem[(1<<(`ROM_MSB+1))-2];  // NMI
136
wire       [15:0] irq_vect_13 = rom_0.mem[(1<<(`ROM_MSB+1))-3];  // IRQ 13
137
wire       [15:0] irq_vect_12 = rom_0.mem[(1<<(`ROM_MSB+1))-4];  // IRQ 12
138
wire       [15:0] irq_vect_11 = rom_0.mem[(1<<(`ROM_MSB+1))-5];  // IRQ 11
139
wire       [15:0] irq_vect_10 = rom_0.mem[(1<<(`ROM_MSB+1))-6];  // IRQ 10
140
wire       [15:0] irq_vect_09 = rom_0.mem[(1<<(`ROM_MSB+1))-7];  // IRQ  9
141
wire       [15:0] irq_vect_08 = rom_0.mem[(1<<(`ROM_MSB+1))-8];  // IRQ  8
142
wire       [15:0] irq_vect_07 = rom_0.mem[(1<<(`ROM_MSB+1))-9];  // IRQ  7
143
wire       [15:0] irq_vect_06 = rom_0.mem[(1<<(`ROM_MSB+1))-10]; // IRQ  6
144
wire       [15:0] irq_vect_05 = rom_0.mem[(1<<(`ROM_MSB+1))-11]; // IRQ  5
145
wire       [15:0] irq_vect_04 = rom_0.mem[(1<<(`ROM_MSB+1))-12]; // IRQ  4
146
wire       [15:0] irq_vect_03 = rom_0.mem[(1<<(`ROM_MSB+1))-13]; // IRQ  3
147
wire       [15:0] irq_vect_02 = rom_0.mem[(1<<(`ROM_MSB+1))-14]; // IRQ  2
148
wire       [15:0] irq_vect_01 = rom_0.mem[(1<<(`ROM_MSB+1))-15]; // IRQ  1
149
wire       [15:0] irq_vect_00 = rom_0.mem[(1<<(`ROM_MSB+1))-16]; // IRQ  0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.