| 1 |
2 |
olivier.gi |
//----------------------------------------------------------------------------
|
| 2 |
|
|
// Copyright (C) 2001 Authors
|
| 3 |
|
|
//
|
| 4 |
|
|
// This source file may be used and distributed without restriction provided
|
| 5 |
|
|
// that this copyright statement is not removed from the file and that any
|
| 6 |
|
|
// derivative work contains the original copyright notice and the associated
|
| 7 |
|
|
// disclaimer.
|
| 8 |
|
|
//
|
| 9 |
|
|
// This source file is free software; you can redistribute it and/or modify
|
| 10 |
|
|
// it under the terms of the GNU Lesser General Public License as published
|
| 11 |
|
|
// by the Free Software Foundation; either version 2.1 of the License, or
|
| 12 |
|
|
// (at your option) any later version.
|
| 13 |
|
|
//
|
| 14 |
|
|
// This source is distributed in the hope that it will be useful, but WITHOUT
|
| 15 |
|
|
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
| 16 |
|
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
|
| 17 |
|
|
// License for more details.
|
| 18 |
|
|
//
|
| 19 |
|
|
// You should have received a copy of the GNU Lesser General Public License
|
| 20 |
|
|
// along with this source; if not, write to the Free Software Foundation,
|
| 21 |
|
|
// Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
|
| 22 |
|
|
//
|
| 23 |
|
|
//----------------------------------------------------------------------------
|
| 24 |
|
|
//
|
| 25 |
|
|
// *File Name: registers.v
|
| 26 |
|
|
//
|
| 27 |
|
|
// *Module Description:
|
| 28 |
|
|
// Direct connections to internal registers & memory.
|
| 29 |
|
|
//
|
| 30 |
|
|
//
|
| 31 |
|
|
// *Author(s):
|
| 32 |
|
|
// - Olivier Girard, olgirard@gmail.com
|
| 33 |
|
|
//
|
| 34 |
|
|
//----------------------------------------------------------------------------
|
| 35 |
|
|
|
| 36 |
|
|
// CPU registers
|
| 37 |
|
|
//======================
|
| 38 |
|
|
|
| 39 |
|
|
wire [15:0] r0 = dut.execution_unit_0.register_file_0.r0;
|
| 40 |
|
|
wire [15:0] r1 = dut.execution_unit_0.register_file_0.r1;
|
| 41 |
|
|
wire [15:0] r2 = dut.execution_unit_0.register_file_0.r2;
|
| 42 |
|
|
wire [15:0] r3 = dut.execution_unit_0.register_file_0.r3;
|
| 43 |
|
|
wire [15:0] r4 = dut.execution_unit_0.register_file_0.r4;
|
| 44 |
|
|
wire [15:0] r5 = dut.execution_unit_0.register_file_0.r5;
|
| 45 |
|
|
wire [15:0] r6 = dut.execution_unit_0.register_file_0.r6;
|
| 46 |
|
|
wire [15:0] r7 = dut.execution_unit_0.register_file_0.r7;
|
| 47 |
|
|
wire [15:0] r8 = dut.execution_unit_0.register_file_0.r8;
|
| 48 |
|
|
wire [15:0] r9 = dut.execution_unit_0.register_file_0.r9;
|
| 49 |
|
|
wire [15:0] r10 = dut.execution_unit_0.register_file_0.r10;
|
| 50 |
|
|
wire [15:0] r11 = dut.execution_unit_0.register_file_0.r11;
|
| 51 |
|
|
wire [15:0] r12 = dut.execution_unit_0.register_file_0.r12;
|
| 52 |
|
|
wire [15:0] r13 = dut.execution_unit_0.register_file_0.r13;
|
| 53 |
|
|
wire [15:0] r14 = dut.execution_unit_0.register_file_0.r14;
|
| 54 |
|
|
wire [15:0] r15 = dut.execution_unit_0.register_file_0.r15;
|
| 55 |
|
|
|
| 56 |
|
|
|
| 57 |
|
|
// RAM cells
|
| 58 |
|
|
//======================
|
| 59 |
|
|
|
| 60 |
|
|
wire [15:0] mem200 = ram_0.mem[0];
|
| 61 |
|
|
wire [15:0] mem202 = ram_0.mem[1];
|
| 62 |
|
|
wire [15:0] mem204 = ram_0.mem[2];
|
| 63 |
|
|
wire [15:0] mem206 = ram_0.mem[3];
|
| 64 |
|
|
wire [15:0] mem208 = ram_0.mem[4];
|
| 65 |
|
|
wire [15:0] mem20A = ram_0.mem[5];
|
| 66 |
|
|
wire [15:0] mem20C = ram_0.mem[6];
|
| 67 |
|
|
wire [15:0] mem20E = ram_0.mem[7];
|
| 68 |
|
|
wire [15:0] mem210 = ram_0.mem[8];
|
| 69 |
|
|
wire [15:0] mem212 = ram_0.mem[9];
|
| 70 |
|
|
wire [15:0] mem214 = ram_0.mem[10];
|
| 71 |
|
|
wire [15:0] mem216 = ram_0.mem[11];
|
| 72 |
|
|
wire [15:0] mem218 = ram_0.mem[12];
|
| 73 |
|
|
wire [15:0] mem21A = ram_0.mem[13];
|
| 74 |
|
|
wire [15:0] mem21C = ram_0.mem[14];
|
| 75 |
|
|
wire [15:0] mem21E = ram_0.mem[15];
|
| 76 |
|
|
wire [15:0] mem220 = ram_0.mem[16];
|
| 77 |
|
|
wire [15:0] mem222 = ram_0.mem[17];
|
| 78 |
|
|
wire [15:0] mem224 = ram_0.mem[18];
|
| 79 |
|
|
wire [15:0] mem226 = ram_0.mem[19];
|
| 80 |
|
|
wire [15:0] mem228 = ram_0.mem[20];
|
| 81 |
|
|
wire [15:0] mem22A = ram_0.mem[21];
|
| 82 |
|
|
wire [15:0] mem22C = ram_0.mem[22];
|
| 83 |
|
|
wire [15:0] mem22E = ram_0.mem[23];
|
| 84 |
|
|
wire [15:0] mem230 = ram_0.mem[24];
|
| 85 |
|
|
wire [15:0] mem232 = ram_0.mem[25];
|
| 86 |
|
|
wire [15:0] mem234 = ram_0.mem[26];
|
| 87 |
|
|
wire [15:0] mem236 = ram_0.mem[27];
|
| 88 |
|
|
wire [15:0] mem238 = ram_0.mem[28];
|
| 89 |
|
|
wire [15:0] mem23A = ram_0.mem[29];
|
| 90 |
|
|
wire [15:0] mem23C = ram_0.mem[30];
|
| 91 |
|
|
wire [15:0] mem23E = ram_0.mem[31];
|
| 92 |
|
|
wire [15:0] mem240 = ram_0.mem[32];
|
| 93 |
|
|
wire [15:0] mem242 = ram_0.mem[33];
|
| 94 |
|
|
wire [15:0] mem244 = ram_0.mem[34];
|
| 95 |
|
|
wire [15:0] mem246 = ram_0.mem[35];
|
| 96 |
|
|
wire [15:0] mem248 = ram_0.mem[36];
|
| 97 |
|
|
wire [15:0] mem24A = ram_0.mem[37];
|
| 98 |
|
|
wire [15:0] mem24C = ram_0.mem[38];
|
| 99 |
|
|
wire [15:0] mem24E = ram_0.mem[39];
|
| 100 |
|
|
wire [15:0] mem250 = ram_0.mem[40];
|
| 101 |
|
|
wire [15:0] mem252 = ram_0.mem[41];
|
| 102 |
|
|
wire [15:0] mem254 = ram_0.mem[42];
|
| 103 |
|
|
wire [15:0] mem256 = ram_0.mem[43];
|
| 104 |
|
|
wire [15:0] mem258 = ram_0.mem[44];
|
| 105 |
|
|
wire [15:0] mem25A = ram_0.mem[45];
|
| 106 |
|
|
wire [15:0] mem25C = ram_0.mem[46];
|
| 107 |
|
|
wire [15:0] mem25E = ram_0.mem[47];
|
| 108 |
|
|
wire [15:0] mem260 = ram_0.mem[48];
|
| 109 |
|
|
wire [15:0] mem262 = ram_0.mem[49];
|
| 110 |
|
|
wire [15:0] mem264 = ram_0.mem[50];
|
| 111 |
|
|
wire [15:0] mem266 = ram_0.mem[51];
|
| 112 |
|
|
wire [15:0] mem268 = ram_0.mem[52];
|
| 113 |
|
|
wire [15:0] mem26A = ram_0.mem[53];
|
| 114 |
|
|
wire [15:0] mem26C = ram_0.mem[54];
|
| 115 |
|
|
wire [15:0] mem26E = ram_0.mem[55];
|
| 116 |
|
|
wire [15:0] mem270 = ram_0.mem[56];
|
| 117 |
|
|
wire [15:0] mem272 = ram_0.mem[57];
|
| 118 |
|
|
wire [15:0] mem274 = ram_0.mem[58];
|
| 119 |
|
|
wire [15:0] mem276 = ram_0.mem[59];
|
| 120 |
|
|
wire [15:0] mem278 = ram_0.mem[60];
|
| 121 |
|
|
wire [15:0] mem27A = ram_0.mem[61];
|
| 122 |
|
|
wire [15:0] mem27C = ram_0.mem[62];
|
| 123 |
|
|
wire [15:0] mem27E = ram_0.mem[63];
|
| 124 |
|
|
wire [15:0] mem280 = ram_0.mem[64];
|
| 125 |
|
|
|
| 126 |
|
|
|
| 127 |
|
|
// Interrupt vectors
|
| 128 |
|
|
//======================
|
| 129 |
|
|
|
| 130 |
|
|
wire [15:0] irq_vect_15 = rom_0.mem[(1<<(`ROM_MSB+1))-1]; // RESET Vector
|
| 131 |
|
|
wire [15:0] irq_vect_14 = rom_0.mem[(1<<(`ROM_MSB+1))-2]; // NMI
|
| 132 |
|
|
wire [15:0] irq_vect_13 = rom_0.mem[(1<<(`ROM_MSB+1))-3]; // IRQ 13
|
| 133 |
|
|
wire [15:0] irq_vect_12 = rom_0.mem[(1<<(`ROM_MSB+1))-4]; // IRQ 12
|
| 134 |
|
|
wire [15:0] irq_vect_11 = rom_0.mem[(1<<(`ROM_MSB+1))-5]; // IRQ 11
|
| 135 |
|
|
wire [15:0] irq_vect_10 = rom_0.mem[(1<<(`ROM_MSB+1))-6]; // IRQ 10
|
| 136 |
|
|
wire [15:0] irq_vect_09 = rom_0.mem[(1<<(`ROM_MSB+1))-7]; // IRQ 9
|
| 137 |
|
|
wire [15:0] irq_vect_08 = rom_0.mem[(1<<(`ROM_MSB+1))-8]; // IRQ 8
|
| 138 |
|
|
wire [15:0] irq_vect_07 = rom_0.mem[(1<<(`ROM_MSB+1))-9]; // IRQ 7
|
| 139 |
|
|
wire [15:0] irq_vect_06 = rom_0.mem[(1<<(`ROM_MSB+1))-10]; // IRQ 6
|
| 140 |
|
|
wire [15:0] irq_vect_05 = rom_0.mem[(1<<(`ROM_MSB+1))-11]; // IRQ 5
|
| 141 |
|
|
wire [15:0] irq_vect_04 = rom_0.mem[(1<<(`ROM_MSB+1))-12]; // IRQ 4
|
| 142 |
|
|
wire [15:0] irq_vect_03 = rom_0.mem[(1<<(`ROM_MSB+1))-13]; // IRQ 3
|
| 143 |
|
|
wire [15:0] irq_vect_02 = rom_0.mem[(1<<(`ROM_MSB+1))-14]; // IRQ 2
|
| 144 |
|
|
wire [15:0] irq_vect_01 = rom_0.mem[(1<<(`ROM_MSB+1))-15]; // IRQ 1
|
| 145 |
|
|
wire [15:0] irq_vect_00 = rom_0.mem[(1<<(`ROM_MSB+1))-16]; // IRQ 0
|
