OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [rtl/] [verilog/] [openMSP430_undefines.v] - Blame information for rev 192

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 33 olivier.gi
//----------------------------------------------------------------------------
2 117 olivier.gi
// Copyright (C) 2009 , Olivier Girard
3 33 olivier.gi
//
4 117 olivier.gi
// Redistribution and use in source and binary forms, with or without
5
// modification, are permitted provided that the following conditions
6
// are met:
7
//     * Redistributions of source code must retain the above copyright
8
//       notice, this list of conditions and the following disclaimer.
9
//     * Redistributions in binary form must reproduce the above copyright
10
//       notice, this list of conditions and the following disclaimer in the
11
//       documentation and/or other materials provided with the distribution.
12
//     * Neither the name of the authors nor the names of its contributors
13
//       may be used to endorse or promote products derived from this software
14
//       without specific prior written permission.
15 33 olivier.gi
//
16 117 olivier.gi
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
17
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
18
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
19
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
20
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY,
21
// OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
22
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
23
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
24
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
25
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
26
// THE POSSIBILITY OF SUCH DAMAGE
27 33 olivier.gi
//
28
//----------------------------------------------------------------------------
29
// 
30
// *File Name: openMSP430_undefines.v
31
// 
32
// *Module Description:
33
//                      openMSP430 Verilog `undef file
34
//
35
// *Author(s):
36
//              - Olivier Girard,    olgirard@gmail.com
37
//
38
//----------------------------------------------------------------------------
39
// $Rev: 23 $
40
// $LastChangedBy: olivier.girard $
41
// $LastChangedDate: 2009-08-30 18:39:26 +0200 (Sun, 30 Aug 2009) $
42
//----------------------------------------------------------------------------
43
 
44
//----------------------------------------------------------------------------
45 111 olivier.gi
// BASIC SYSTEM CONFIGURATION
46 33 olivier.gi
//----------------------------------------------------------------------------
47
 
48 111 olivier.gi
// Program Memory sizes
49 154 olivier.gi
`ifdef PMEM_SIZE_CUSTOM
50
`undef PMEM_SIZE_CUSTOM
51
`endif
52 72 olivier.gi
`ifdef PMEM_SIZE_59_KB
53
`undef PMEM_SIZE_59_KB
54
`endif
55
`ifdef PMEM_SIZE_55_KB
56
`undef PMEM_SIZE_55_KB
57
`endif
58
`ifdef PMEM_SIZE_54_KB
59
`undef PMEM_SIZE_54_KB
60
`endif
61
`ifdef PMEM_SIZE_51_KB
62
`undef PMEM_SIZE_51_KB
63
`endif
64
`ifdef PMEM_SIZE_48_KB
65
`undef PMEM_SIZE_48_KB
66
`endif
67
`ifdef PMEM_SIZE_41_KB
68
`undef PMEM_SIZE_41_KB
69
`endif
70
`ifdef PMEM_SIZE_32_KB
71
`undef PMEM_SIZE_32_KB
72
`endif
73
`ifdef PMEM_SIZE_24_KB
74
`undef PMEM_SIZE_24_KB
75
`endif
76
`ifdef PMEM_SIZE_16_KB
77
`undef PMEM_SIZE_16_KB
78
`endif
79
`ifdef PMEM_SIZE_12_KB
80
`undef PMEM_SIZE_12_KB
81
`endif
82
`ifdef PMEM_SIZE_8_KB
83
`undef PMEM_SIZE_8_KB
84
`endif
85
`ifdef PMEM_SIZE_4_KB
86
`undef PMEM_SIZE_4_KB
87
`endif
88
`ifdef PMEM_SIZE_2_KB
89
`undef PMEM_SIZE_2_KB
90
`endif
91
`ifdef PMEM_SIZE_1_KB
92
`undef PMEM_SIZE_1_KB
93
`endif
94 111 olivier.gi
 
95
// Data Memory sizes
96 154 olivier.gi
`ifdef DMEM_SIZE_CUSTOM
97
`undef DMEM_SIZE_CUSTOM
98
`endif
99 72 olivier.gi
`ifdef DMEM_SIZE_32_KB
100
`undef DMEM_SIZE_32_KB
101
`endif
102
`ifdef DMEM_SIZE_24_KB
103
`undef DMEM_SIZE_24_KB
104
`endif
105
`ifdef DMEM_SIZE_16_KB
106
`undef DMEM_SIZE_16_KB
107
`endif
108
`ifdef DMEM_SIZE_10_KB
109
`undef DMEM_SIZE_10_KB
110
`endif
111
`ifdef DMEM_SIZE_8_KB
112
`undef DMEM_SIZE_8_KB
113
`endif
114
`ifdef DMEM_SIZE_5_KB
115
`undef DMEM_SIZE_5_KB
116
`endif
117
`ifdef DMEM_SIZE_4_KB
118
`undef DMEM_SIZE_4_KB
119
`endif
120
`ifdef DMEM_SIZE_2p5_KB
121
`undef DMEM_SIZE_2p5_KB
122
`endif
123
`ifdef DMEM_SIZE_2_KB
124
`undef DMEM_SIZE_2_KB
125
`endif
126
`ifdef DMEM_SIZE_1_KB
127
`undef DMEM_SIZE_1_KB
128
`endif
129
`ifdef DMEM_SIZE_512_B
130
`undef DMEM_SIZE_512_B
131
`endif
132
`ifdef DMEM_SIZE_256_B
133
`undef DMEM_SIZE_256_B
134
`endif
135
`ifdef DMEM_SIZE_128_B
136
`undef DMEM_SIZE_128_B
137
`endif
138 111 olivier.gi
 
139
// Include/Exclude Hardware Multiplier
140
`ifdef MULTIPLIER
141
`undef MULTIPLIER
142 33 olivier.gi
`endif
143 111 olivier.gi
 
144
// Include Debug interface
145
`ifdef DBG_EN
146
`undef DBG_EN
147
`endif
148
 
149
 
150
//----------------------------------------------------------------------------
151
// ADVANCED SYSTEM CONFIGURATION (FOR EXPERIENCED USERS)
152
//----------------------------------------------------------------------------
153
 
154 154 olivier.gi
// Custom user version number
155
`ifdef USER_VERSION
156
`undef USER_VERSION
157
`endif
158
 
159
// Include/Exclude Watchdog timer
160
`ifdef WATCHDOG
161
`undef WATCHDOG
162
`endif
163
 
164
// Include/Exclude Non-Maskable-Interrupt support
165
`ifdef NMI
166
`undef NMI
167
`endif
168
 
169 192 olivier.gi
// Number of available IRQs
170
`ifdef IRQ_16
171
`undef IRQ_16
172
`endif
173
`ifdef IRQ_32
174
`undef IRQ_32
175
`endif
176
`ifdef IRQ_64
177
`undef IRQ_64
178
`endif
179
 
180 154 olivier.gi
// Input synchronizers
181
`ifdef SYNC_NMI
182
`undef SYNC_NMI
183
`endif
184
`ifdef SYNC_CPU_EN
185
`undef SYNC_CPU_EN
186
`endif
187
`ifdef SYNC_DBG_EN
188
`undef SYNC_DBG_EN
189
`endif
190
 
191 111 olivier.gi
// Peripheral Memory Space:
192 154 olivier.gi
`ifdef PER_SIZE_CUSTOM
193
`undef PER_SIZE_CUSTOM
194
`endif
195 111 olivier.gi
`ifdef PER_SIZE_32_KB
196
`undef PER_SIZE_32_KB
197
`endif
198
`ifdef PER_SIZE_16_KB
199
`undef PER_SIZE_16_KB
200
`endif
201
`ifdef PER_SIZE_8_KB
202
`undef PER_SIZE_8_KB
203
`endif
204
`ifdef PER_SIZE_4_KB
205
`undef PER_SIZE_4_KB
206
`endif
207
`ifdef PER_SIZE_2_KB
208
`undef PER_SIZE_2_KB
209
`endif
210
`ifdef PER_SIZE_1_KB
211
`undef PER_SIZE_1_KB
212
`endif
213
`ifdef PER_SIZE_512_B
214
`undef PER_SIZE_512_B
215
`endif
216
 
217
// Let the CPU break after a PUC occurrence by default
218
`ifdef DBG_RST_BRK_EN
219
`undef DBG_RST_BRK_EN
220
`endif
221
 
222
 
223 154 olivier.gi
//----------------------------------------------------------------------------
224
// EXPERT SYSTEM CONFIGURATION ( !!!! EXPERTS ONLY !!!! )
225
//----------------------------------------------------------------------------
226
 
227
// Serial Debug interface protocol
228
`ifdef DBG_UART
229
`undef DBG_UART
230 134 olivier.gi
`endif
231 154 olivier.gi
`ifdef DBG_I2C
232
`undef DBG_I2C
233
`endif
234 111 olivier.gi
 
235 154 olivier.gi
// Enable the I2C broadcast address
236
`ifdef DBG_I2C_BROADCAST
237
`undef DBG_I2C_BROADCAST
238 134 olivier.gi
`endif
239
 
240 111 olivier.gi
// Number of hardware breakpoint units
241
`ifdef DBG_HWBRK_0
242
`undef DBG_HWBRK_0
243
`endif
244
`ifdef DBG_HWBRK_1
245
`undef DBG_HWBRK_1
246
`endif
247
`ifdef DBG_HWBRK_2
248
`undef DBG_HWBRK_2
249
`endif
250
`ifdef DBG_HWBRK_3
251
`undef DBG_HWBRK_3
252
`endif
253
 
254
// Enable/Disable the hardware breakpoint RANGE mode
255
`ifdef DBG_HWBRK_RANGE
256
`undef DBG_HWBRK_RANGE
257
`endif
258
 
259 154 olivier.gi
// Custom Program/Data and Peripheral Memory Spaces
260
`undef PMEM_CUSTOM_AWIDTH
261
`undef PMEM_CUSTOM_SIZE
262
`undef DMEM_CUSTOM_AWIDTH
263
`undef DMEM_CUSTOM_SIZE
264
`undef PER_CUSTOM_AWIDTH
265
`undef PER_CUSTOM_SIZE
266 111 olivier.gi
 
267 134 olivier.gi
// ASIC version
268
`ifdef ASIC
269
`undef ASIC
270
`endif
271 111 olivier.gi
 
272 134 olivier.gi
 
273
//----------------------------------------------------------------------------
274
// ASIC SYSTEM CONFIGURATION ( !!!! EXPERTS ONLY !!!! )
275
//----------------------------------------------------------------------------
276
 
277 180 olivier.gi
// ASIC/FPGA-like clocking
278
`ifdef ASIC_CLOCKING
279
`undef ASIC_CLOCKING
280
`endif
281
 
282 134 olivier.gi
// Fine grained clock gating
283
`ifdef CLOCK_GATING
284
`undef CLOCK_GATING
285
`endif
286
 
287
// LFXT clock domain
288
`ifdef LFXT_DOMAIN
289
`undef LFXT_DOMAIN
290
`endif
291
 
292
// MCLK: Clock Mux
293
`ifdef MCLK_MUX
294
`undef MCLK_MUX
295
`endif
296
 
297
// SMCLK: Clock Mux
298
`ifdef SMCLK_MUX
299
`undef SMCLK_MUX
300
`endif
301
 
302
// WATCHDOG: Clock Mux
303
`ifdef WATCHDOG_MUX
304
`undef WATCHDOG_MUX
305
`endif
306 154 olivier.gi
`ifdef WATCHDOG_NOMUX_ACLK
307
`undef WATCHDOG_NOMUX_ACLK
308
`endif
309 134 olivier.gi
 
310
// MCLK: Clock divider
311
`ifdef MCLK_DIVIDER
312
`undef MCLK_DIVIDER
313
`endif
314
 
315
// SMCLK: Clock divider (/1/2/4/8)
316
`ifdef SMCLK_DIVIDER
317
`undef SMCLK_DIVIDER
318
`endif
319
 
320
// ACLK: Clock divider (/1/2/4/8)
321
`ifdef ACLK_DIVIDER
322
`undef ACLK_DIVIDER
323
`endif
324
 
325
// LOW POWER MODE: CPUOFF
326
`ifdef CPUOFF_EN
327
`undef CPUOFF_EN
328
`endif
329
 
330
// LOW POWER MODE: SCG0
331
`ifdef SCG0_EN
332
`undef SCG0_EN
333
`endif
334
 
335
// LOW POWER MODE: SCG1
336
`ifdef SCG1_EN
337
`undef SCG1_EN
338
`endif
339
 
340 154 olivier.gi
// LOW POWER MODE: OSCOFF
341
`ifdef OSCOFF_EN
342
`undef OSCOFF_EN
343
`endif
344 134 olivier.gi
 
345 154 olivier.gi
 
346 111 olivier.gi
//==========================================================================//
347
//==========================================================================//
348
//==========================================================================//
349
//==========================================================================//
350
//=====        SYSTEM CONSTANTS --- !!!!!!!! DO NOT EDIT !!!!!!!!      =====//
351
//==========================================================================//
352
//==========================================================================//
353
//==========================================================================//
354
//==========================================================================//
355
 
356
// Program Memory Size
357 72 olivier.gi
`ifdef PMEM_AWIDTH
358
`undef PMEM_AWIDTH
359
`endif
360 111 olivier.gi
`ifdef PMEM_SIZE
361
`undef PMEM_SIZE
362 33 olivier.gi
`endif
363 111 olivier.gi
 
364
// Data Memory Size
365 72 olivier.gi
`ifdef DMEM_AWIDTH
366
`undef DMEM_AWIDTH
367
`endif
368 111 olivier.gi
`ifdef DMEM_SIZE
369
`undef DMEM_SIZE
370
`endif
371 33 olivier.gi
 
372 111 olivier.gi
// Peripheral Memory Size
373
`ifdef PER_AWIDTH
374
`undef PER_AWIDTH
375
`endif
376
`ifdef PER_SIZE
377
`undef PER_SIZE
378
`endif
379
 
380 33 olivier.gi
// Data Memory Base Adresses
381
`ifdef DMEM_BASE
382
`undef DMEM_BASE
383
`endif
384
 
385
// Program & Data Memory most significant address bit (for 16 bit words)
386
`ifdef PMEM_MSB
387
`undef PMEM_MSB
388
`endif
389
`ifdef DMEM_MSB
390
`undef DMEM_MSB
391
`endif
392 111 olivier.gi
`ifdef PER_MSB
393
`undef PER_MSB
394
`endif
395 33 olivier.gi
 
396 192 olivier.gi
// Number of available IRQs
397
`ifdef IRQ_NR
398
`undef IRQ_NR
399
`endif
400
`ifdef IRQ_NR_GE_32
401
`undef IRQ_NR_GE_32
402
`endif
403
 
404 33 olivier.gi
// Instructions type
405
`ifdef INST_SO
406
`undef INST_SO
407
`endif
408
`ifdef INST_JMP
409
`undef INST_JMP
410
`endif
411
`ifdef INST_TO
412
`undef INST_TO
413
`endif
414
 
415
// Single-operand arithmetic
416
`ifdef RRC
417
`undef RRC
418
`endif
419
`ifdef SWPB
420
`undef SWPB
421
`endif
422
`ifdef RRA
423
`undef RRA
424
`endif
425
`ifdef SXT
426
`undef SXT
427
`endif
428
`ifdef PUSH
429
`undef PUSH
430
`endif
431
`ifdef CALL
432
`undef CALL
433
`endif
434
`ifdef RETI
435
`undef RETI
436
`endif
437
`ifdef IRQ
438
`undef IRQ
439
`endif
440
 
441
// Conditional jump
442
`ifdef JNE
443
`undef JNE
444
`endif
445
`ifdef JEQ
446
`undef JEQ
447
`endif
448
`ifdef JNC
449
`undef JNC
450
`endif
451
`ifdef JC
452
`undef JC
453
`endif
454
`ifdef JN
455
`undef JN
456
`endif
457
`ifdef JGE
458
`undef JGE
459
`endif
460
`ifdef JL
461
`undef JL
462
`endif
463
`ifdef JMP
464
`undef JMP
465
`endif
466
 
467
// Two-operand arithmetic
468
`ifdef MOV
469
`undef MOV
470
`endif
471
`ifdef ADD
472
`undef ADD
473
`endif
474
`ifdef ADDC
475
`undef ADDC
476
`endif
477
`ifdef SUBC
478
`undef SUBC
479
`endif
480
`ifdef SUB
481
`undef SUB
482
`endif
483
`ifdef CMP
484
`undef CMP
485
`endif
486
`ifdef DADD
487
`undef DADD
488
`endif
489
`ifdef BIT
490
`undef BIT
491
`endif
492
`ifdef BIC
493
`undef BIC
494
`endif
495
`ifdef BIS
496
`undef BIS
497
`endif
498
`ifdef XOR
499
`undef XOR
500
`endif
501
`ifdef AND
502
`undef AND
503
`endif
504
 
505
// Addressing modes
506
`ifdef DIR
507
`undef DIR
508
`endif
509
`ifdef IDX
510
`undef IDX
511
`endif
512
`ifdef INDIR
513
`undef INDIR
514
`endif
515
`ifdef INDIR_I
516
`undef INDIR_I
517
`endif
518
`ifdef SYMB
519
`undef SYMB
520
`endif
521
`ifdef IMM
522
`undef IMM
523
`endif
524
`ifdef ABS
525
`undef ABS
526
`endif
527
`ifdef CONST
528
`undef CONST
529
`endif
530
 
531 111 olivier.gi
// Instruction state machine
532
`ifdef I_IRQ_FETCH
533
`undef I_IRQ_FETCH
534
`endif
535
`ifdef I_IRQ_DONE
536
`undef I_IRQ_DONE
537
`endif
538
`ifdef I_DEC
539
`undef I_DEC
540
`endif
541
`ifdef I_EXT1
542
`undef I_EXT1
543
`endif
544
`ifdef I_EXT2
545
`undef I_EXT2
546
`endif
547
`ifdef I_IDLE
548
`undef I_IDLE
549
`endif
550
 
551 33 olivier.gi
// Execution state machine
552
`ifdef E_IRQ_0
553
`undef E_IRQ_0
554
`endif
555
`ifdef E_IRQ_1
556
`undef E_IRQ_1
557
`endif
558
`ifdef E_IRQ_2
559
`undef E_IRQ_2
560
`endif
561
`ifdef E_IRQ_3
562
`undef E_IRQ_3
563
`endif
564
`ifdef E_IRQ_4
565
`undef E_IRQ_4
566
`endif
567
`ifdef E_SRC_AD
568
`undef E_SRC_AD
569
`endif
570
`ifdef E_SRC_RD
571
`undef E_SRC_RD
572
`endif
573
`ifdef E_SRC_WR
574
`undef E_SRC_WR
575
`endif
576
`ifdef E_DST_AD
577
`undef E_DST_AD
578
`endif
579
`ifdef E_DST_RD
580
`undef E_DST_RD
581
`endif
582
`ifdef E_DST_WR
583
`undef E_DST_WR
584
`endif
585
`ifdef E_EXEC
586
`undef E_EXEC
587
`endif
588
`ifdef E_JUMP
589
`undef E_JUMP
590
`endif
591
`ifdef E_IDLE
592
`undef E_IDLE
593
`endif
594
 
595
// ALU control signals
596
`ifdef ALU_SRC_INV
597
`undef ALU_SRC_INV
598
`endif
599
`ifdef ALU_INC
600
`undef ALU_INC
601
`endif
602
`ifdef ALU_INC_C
603
`undef ALU_INC_C
604
`endif
605
`ifdef ALU_ADD
606
`undef ALU_ADD
607
`endif
608
`ifdef ALU_AND
609
`undef ALU_AND
610
`endif
611
`ifdef ALU_OR
612
`undef ALU_OR
613
`endif
614
`ifdef ALU_XOR
615
`undef ALU_XOR
616
`endif
617
`ifdef ALU_DADD
618
`undef ALU_DADD
619
`endif
620
`ifdef ALU_STAT_7
621
`undef ALU_STAT_7
622
`endif
623
`ifdef ALU_STAT_F
624
`undef ALU_STAT_F
625
`endif
626
`ifdef ALU_SHIFT
627
`undef ALU_SHIFT
628
`endif
629
`ifdef EXEC_NO_WR
630
`undef EXEC_NO_WR
631
`endif
632
 
633
// Debug interface
634
`ifdef DBG_UART_WR
635
`undef DBG_UART_WR
636
`endif
637
`ifdef DBG_UART_BW
638
`undef DBG_UART_BW
639
`endif
640
`ifdef DBG_UART_ADDR
641
`undef DBG_UART_ADDR
642
`endif
643
 
644
// Debug interface CPU_CTL register
645
`ifdef HALT
646
`undef HALT
647
`endif
648
`ifdef RUN
649
`undef RUN
650
`endif
651
`ifdef ISTEP
652
`undef ISTEP
653
`endif
654
`ifdef SW_BRK_EN
655
`undef SW_BRK_EN
656
`endif
657
`ifdef FRZ_BRK_EN
658
`undef FRZ_BRK_EN
659
`endif
660
`ifdef RST_BRK_EN
661
`undef RST_BRK_EN
662
`endif
663
`ifdef CPU_RST
664
`undef CPU_RST
665
`endif
666
 
667
// Debug interface CPU_STAT register
668
`ifdef HALT_RUN
669
`undef HALT_RUN
670
`endif
671
`ifdef PUC_PND
672
`undef PUC_PND
673
`endif
674
`ifdef SWBRK_PND
675
`undef SWBRK_PND
676
`endif
677
`ifdef HWBRK0_PND
678
`undef HWBRK0_PND
679
`endif
680
`ifdef HWBRK1_PND
681
`undef HWBRK1_PND
682
`endif
683
 
684
// Debug interface BRKx_CTL register
685
`ifdef BRK_MODE_RD
686
`undef BRK_MODE_RD
687
`endif
688
`ifdef BRK_MODE_WR
689
`undef BRK_MODE_WR
690
`endif
691
`ifdef BRK_MODE
692
`undef BRK_MODE
693
`endif
694
`ifdef BRK_EN
695
`undef BRK_EN
696
`endif
697
`ifdef BRK_I_EN
698
`undef BRK_I_EN
699
`endif
700
`ifdef BRK_RANGE
701
`undef BRK_RANGE
702
`endif
703
 
704
// Basic clock module: BCSCTL1 Control Register
705
`ifdef DIVAx
706
`undef DIVAx
707
`endif
708
 
709
// Basic clock module: BCSCTL2 Control Register
710 134 olivier.gi
`ifdef SELMx
711
`undef SELMx
712
`endif
713
`ifdef DIVMx
714
`undef DIVMx
715
`endif
716 33 olivier.gi
`ifdef SELS
717
`undef SELS
718
`endif
719
`ifdef DIVSx
720
`undef DIVSx
721
`endif
722
 
723 134 olivier.gi
// MCLK Clock gate
724
`ifdef MCLK_CGATE
725
`undef MCLK_CGATE
726
`endif
727 33 olivier.gi
 
728 134 olivier.gi
// SMCLK Clock gate
729
`ifdef SMCLK_CGATE
730
`undef SMCLK_CGATE
731
`endif
732
 
733 33 olivier.gi
//
734
// DEBUG INTERFACE EXTRA CONFIGURATION
735
//======================================
736
 
737 111 olivier.gi
// Debug interface: CPU version
738
`ifdef CPU_VERSION
739
`undef CPU_VERSION
740
`endif
741
 
742 33 olivier.gi
// Debug interface: Software breakpoint opcode
743
`ifdef DBG_SWBRK_OP
744
`undef DBG_SWBRK_OP
745
`endif
746
 
747
// Debug UART interface auto data synchronization
748
`ifdef DBG_UART_AUTO_SYNC
749
`undef DBG_UART_AUTO_SYNC
750
`endif
751
 
752
// Debug UART interface data rate
753
`ifdef DBG_UART_BAUD
754
`undef DBG_UART_BAUD
755
`endif
756
`ifdef DBG_DCO_FREQ
757
`undef DBG_DCO_FREQ
758
`endif
759
`ifdef DBG_UART_CNT
760
`undef DBG_UART_CNT
761
`endif
762 57 olivier.gi
 
763 154 olivier.gi
// Debug interface input synchronizer
764
`ifdef SYNC_DBG_UART_RXD
765
`undef SYNC_DBG_UART_RXD
766 111 olivier.gi
`endif
767
 
768 57 olivier.gi
// Enable/Disable the hardware breakpoint RANGE mode
769
`ifdef HWBRK_RANGE
770
`undef HWBRK_RANGE
771 67 olivier.gi
`endif
772
 
773 74 olivier.gi
// Counter width for the debug interface UART
774
`ifdef DBG_UART_XFER_CNT_W
775
`undef DBG_UART_XFER_CNT_W
776
`endif
777
 
778 67 olivier.gi
//
779
// MULTIPLIER CONFIGURATION
780
//======================================
781
 
782
`ifdef MPY_16x16
783
`undef MPY_16x16
784
`endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.