OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [bin/] [msp430sim] - Blame information for rev 18

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 olivier.gi
#!/bin/sh
2
#------------------------------------------------------------------------------
3
# Copyright (C) 2001 Authors
4
#
5
# This source file may be used and distributed without restriction provided
6
# that this copyright statement is not removed from the file and that any
7
# derivative work contains the original copyright notice and the associated
8
# disclaimer.
9
#
10
# This source file is free software; you can redistribute it and/or modify
11
# it under the terms of the GNU Lesser General Public License as published
12
# by the Free Software Foundation; either version 2.1 of the License, or
13
# (at your option) any later version.
14
#
15
# This source is distributed in the hope that it will be useful, but WITHOUT
16
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
# FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
18
# License for more details.
19
#
20
# You should have received a copy of the GNU Lesser General Public License
21
# along with this source; if not, write to the Free Software Foundation,
22
# Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
23
#
24
#------------------------------------------------------------------------------
25
#
26
# File Name: msp430sim
27
#
28 17 olivier.gi
# Author(s):
29
#             - Olivier Girard,    olgirard@gmail.com
30
#
31 2 olivier.gi
#------------------------------------------------------------------------------
32 17 olivier.gi
# $Rev: 17 $
33
# $LastChangedBy: olivier.girard $
34
# $LastChangedDate: 2009-08-04 23:15:39 +0200 (Tue, 04 Aug 2009) $
35
#------------------------------------------------------------------------------
36 2 olivier.gi
 
37
###############################################################################
38
#                            Parameter Check                                  #
39
###############################################################################
40
EXPECTED_ARGS=1
41
if [ $# -ne $EXPECTED_ARGS ]; then
42
  echo "ERROR    : wrong number of arguments"
43
  echo "USAGE    : msp430sim "
44
  echo "Example  : msp430sim c-jump_jge"
45
  exit 1
46
fi
47
 
48
 
49
###############################################################################
50
#                     Check if the required files exist                       #
51
###############################################################################
52
asmfile=../src/$1.s43;
53
verfile=../src/$1.v;
54
submitfile=../src/submit.f;
55
incfile=../../../rtl/verilog/openMSP430.inc;
56
deffile=../bin/template.def;
57
 
58
if [ ! -e $asmfile ]; then
59
    echo "Assembler file $asmfile doesn't exist: $asmfile"
60
    exit 1
61
fi
62
if [ ! -e $verfile ]; then
63
    echo "Verilog stimulus file $verfile doesn't exist: $verfile"
64
    exit 1
65
fi
66
if [ ! -e $submitfile ]; then
67
    echo "Verilog submit file $submitfile doesn't exist: $submitfile"
68
    exit 1
69
fi
70
if [ ! -e $deffile ]; then
71
    echo "Linker definition file template doesn't exist: $deffile"
72
    exit 1
73
fi
74
 
75
 
76
###############################################################################
77
#                               Cleanup                                       #
78
###############################################################################
79
echo "Cleanup..."
80
rm -rf rom.*
81
rm -rf stimulus.v
82
 
83
 
84
###############################################################################
85
#                              Run simulation                                 #
86
###############################################################################
87
echo " ======================================================="
88
echo "| Start simulation:             $1"
89
echo " ======================================================="
90
 
91
# Create links
92
ln -s $asmfile rom.s43
93
ln -s $verfile stimulus.v
94
 
95
# Make local copy of the openMSP403 configuration file and remove comments
96
cp  $incfile  ./rom.inc
97
sed -i "/^\/\// s,.*,," rom.inc
98
 
99
# Get ROM size
100
romsize=`grep ROM_AWIDTH rom.inc | grep -v ROM_MSB | grep -v ROM_SIZE`
101
romsize=${romsize##* }
102
romsize=$((2<<$romsize))
103
 
104
# Get RAM size
105
ramsize=`grep RAM_AWIDTH rom.inc | grep -v RAM_MSB | grep -v RAM_SIZE`
106
ramsize=${ramsize##* }
107
ramsize=$((2<<$ramsize))
108
 
109
# Compile assembler code
110
echo "Compile, link & generate IHEX file (ROM: $romsize B, RAM: $ramsize B)..."
111
../bin/asm2ihex.sh  rom rom.s43 $deffile $romsize $ramsize
112
 
113
# Generate ROM memory file
114
echo "Convert IHEX file to Verilog MEMH format..."
115
../bin/ihex2mem.tcl -ihex rom.ihex -out rom.mem -mem_size $romsize
116
 
117
# Start verilog simulation
118
echo "Start Verilog simulation..."
119
../bin/rtlsim.sh    stimulus.v rom.mem $submitfile

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.