OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [run/] [run] - Blame information for rev 134

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 73 olivier.gi
#!/bin/bash
2 2 olivier.gi
 
3 67 olivier.gi
# Enable/Disable waveform dumping
4
OMSP_NODUMP=0
5
export OMSP_NODUMP
6
 
7 122 olivier.gi
# Choose simulator:
8
#                   - iverilog  : Icarus Verilog  (default)
9
#                   - cver      : CVer
10
#                   - verilog   : Verilog-XL
11
#                   - ncverilog : NC-Verilog
12
#                   - vcs       : VCS
13
#                   - vsim      : Modelsim
14
#                   - isim      : Xilinx simulator
15
OMSP_SIMULATOR=iverilog
16
export OMSP_SIMULATOR
17
 
18 134 olivier.gi
rm -rf cov_work
19
 
20
../bin/msp430sim sing-op_reti

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.