OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [run/] [simvision.svcf] - Blame information for rev 207

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 202 olivier.gi
# SimVision Command Script (Thu Mar 05 23:22:58 CET 2015)
2
#
3
# Version 05.83.s009
4
#
5
# You can restore this configuration with:
6
#
7
#     simvision -input simvision.svcf
8
#  or simvision -input simvision.svcf database1 database2 ...
9
#
10
 
11
 
12
#
13
# preferences
14
#
15
preferences set toolbar-Windows-WaveWindow {
16
  usual
17
  hide icheck
18
  position -pos 3
19
}
20
preferences set toolbar-Windows-WatchList {
21
  usual
22
  hide icheck
23
}
24
 
25
#
26
# databases
27
#
28
database require tb_openMSP430 -hints {
29
        file ./tb_openMSP430.trn
30
        file /home/user1/temp/openmsp430/core/sim/rtl_sim/run/tb_openMSP430.trn
31
}
32
 
33
#
34
# groups
35
#
36
catch {group new -name CPU -overlay 0}
37
catch {group new -name {Clock & Reset} -overlay 0}
38
catch {group new -name Registers -overlay 0}
39
catch {group new -name {Data Memory} -overlay 0}
40
catch {group new -name {DMA Interface} -overlay 0}
41
catch {group new -name {DMEM Interface} -overlay 0}
42
catch {group new -name {PMEM Interface} -overlay 0}
43
catch {group new -name {Peripheral Interface} -overlay 0}
44
 
45
group using CPU
46
group set -overlay 0
47
group set -comment {}
48
group set -parents {}
49
group set -groups {}
50
group clear 0 end
51
 
52
group insert \
53
    tb_openMSP430.error \
54
    {tb_openMSP430.inst_short[255:0]} \
55
    {tb_openMSP430.inst_full[255:0]} \
56
    {tb_openMSP430.inst_pc[15:0]} \
57
    {tb_openMSP430.inst_number[31:0]} \
58
    {tb_openMSP430.e_state[255:0]} \
59
    {tb_openMSP430.i_state[255:0]}
60
 
61
group using {Clock & Reset}
62
group set -overlay 0
63
group set -comment {}
64
group set -parents {}
65
group set -groups {}
66
group clear 0 end
67
 
68
group insert \
69
    tb_openMSP430.reset_n \
70
    tb_openMSP430.dut.por \
71
    tb_openMSP430.puc_rst \
72
    tb_openMSP430.dut.dbg_rst \
73
    tb_openMSP430.lfxt_clk \
74
    tb_openMSP430.dco_clk \
75
    tb_openMSP430.mclk \
76
    tb_openMSP430.dut.cpu_mclk \
77
    tb_openMSP430.dut.dma_mclk \
78
    tb_openMSP430.dut.dbg_clk
79
 
80
group using Registers
81
group set -overlay 0
82
group set -comment {}
83
group set -parents {}
84
group set -groups {}
85
group clear 0 end
86
 
87
group insert \
88
    {tb_openMSP430.r0[15:0]} \
89
    {tb_openMSP430.r1[15:0]} \
90
    {tb_openMSP430.r2[15:0]} \
91
    {tb_openMSP430.r3[15:0]} \
92
    {tb_openMSP430.r4[15:0]} \
93
    {tb_openMSP430.r5[15:0]} \
94
    {tb_openMSP430.r6[15:0]} \
95
    {tb_openMSP430.r7[15:0]} \
96
    {tb_openMSP430.r8[15:0]} \
97
    {tb_openMSP430.r9[15:0]} \
98
    {tb_openMSP430.r10[15:0]} \
99
    {tb_openMSP430.r11[15:0]} \
100
    {tb_openMSP430.r12[15:0]} \
101
    {tb_openMSP430.r13[15:0]} \
102
    {tb_openMSP430.r14[15:0]} \
103
    {tb_openMSP430.r15[15:0]}
104
 
105
group using {Data Memory}
106
group set -overlay 0
107
group set -comment {}
108
group set -parents {}
109
group set -groups {}
110
group clear 0 end
111
 
112
group insert \
113
    {tb_openMSP430.mem200[15:0]} \
114
    {tb_openMSP430.mem202[15:0]} \
115
    {tb_openMSP430.mem204[15:0]} \
116
    {tb_openMSP430.mem206[15:0]} \
117
    {tb_openMSP430.mem208[15:0]} \
118
    {tb_openMSP430.mem20A[15:0]} \
119
    {tb_openMSP430.mem20C[15:0]} \
120
    {tb_openMSP430.mem20E[15:0]} \
121
    {tb_openMSP430.mem210[15:0]} \
122
    {tb_openMSP430.mem212[15:0]} \
123
    {tb_openMSP430.mem214[15:0]} \
124
    {tb_openMSP430.mem216[15:0]} \
125
    {tb_openMSP430.mem218[15:0]} \
126
    {tb_openMSP430.mem21A[15:0]} \
127
    {tb_openMSP430.mem21C[15:0]} \
128
    {tb_openMSP430.mem21E[15:0]} \
129
    {tb_openMSP430.mem220[15:0]} \
130
    {tb_openMSP430.mem222[15:0]} \
131
    {tb_openMSP430.mem224[15:0]} \
132
    {tb_openMSP430.mem226[15:0]} \
133
    {tb_openMSP430.mem228[15:0]} \
134
    {tb_openMSP430.mem22A[15:0]} \
135
    {tb_openMSP430.mem22C[15:0]} \
136
    {tb_openMSP430.mem22E[15:0]} \
137
    {tb_openMSP430.mem230[15:0]} \
138
    {tb_openMSP430.mem232[15:0]} \
139
    {tb_openMSP430.mem234[15:0]} \
140
    {tb_openMSP430.mem236[15:0]} \
141
    {tb_openMSP430.mem238[15:0]} \
142
    {tb_openMSP430.mem23A[15:0]} \
143
    {tb_openMSP430.mem23C[15:0]} \
144
    {tb_openMSP430.mem23E[15:0]} \
145
    {tb_openMSP430.mem240[15:0]} \
146
    {tb_openMSP430.mem242[15:0]} \
147
    {tb_openMSP430.mem244[15:0]} \
148
    {tb_openMSP430.mem246[15:0]} \
149
    {tb_openMSP430.mem248[15:0]} \
150
    {tb_openMSP430.mem24A[15:0]} \
151
    {tb_openMSP430.mem24C[15:0]} \
152
    {tb_openMSP430.mem24E[15:0]} \
153
    {tb_openMSP430.mem250[15:0]} \
154
    {tb_openMSP430.mem252[15:0]} \
155
    {tb_openMSP430.mem254[15:0]} \
156
    {tb_openMSP430.mem256[15:0]} \
157
    {tb_openMSP430.mem258[15:0]} \
158
    {tb_openMSP430.mem25A[15:0]} \
159
    {tb_openMSP430.mem25C[15:0]} \
160
    {tb_openMSP430.mem25E[15:0]} \
161
    {tb_openMSP430.mem260[15:0]} \
162
    {tb_openMSP430.mem262[15:0]} \
163
    {tb_openMSP430.mem264[15:0]} \
164
    {tb_openMSP430.mem266[15:0]} \
165
    {tb_openMSP430.mem268[15:0]} \
166
    {tb_openMSP430.mem26A[15:0]} \
167
    {tb_openMSP430.mem26C[15:0]} \
168
    {tb_openMSP430.mem26E[15:0]} \
169
    {tb_openMSP430.mem270[15:0]} \
170
    {tb_openMSP430.mem272[15:0]} \
171
    {tb_openMSP430.mem274[15:0]} \
172
    {tb_openMSP430.mem276[15:0]} \
173
    {tb_openMSP430.mem278[15:0]} \
174
    {tb_openMSP430.mem27A[15:0]} \
175
    {tb_openMSP430.mem27C[15:0]} \
176
    {tb_openMSP430.mem27E[15:0]}
177
 
178
group using {DMA Interface}
179
group set -overlay 0
180
group set -comment {}
181
group set -parents {}
182
group set -groups {}
183
group clear 0 end
184
 
185
group insert \
186
    tb_openMSP430.dma_rd_error \
187
    tb_openMSP430.dma_wr_error \
188
    tb_openMSP430.dut.dma_priority \
189
    tb_openMSP430.dut.dma_wkup \
190
    tb_openMSP430.dut.dma_en \
191
    {tb_openMSP430.dut.dma_we[1:0]} \
192
    tb_openMSP430.dut.dma_ready \
193
    tb_openMSP430.dut.dma_resp \
194
    {tb_openMSP430.dut.dma_addr[15:1]} \
195
    {tb_openMSP430.dut.dma_din[15:0]} \
196
    {tb_openMSP430.dut.dma_dout[15:0]}
197
 
198
group using {DMEM Interface}
199
group set -overlay 0
200
group set -comment {}
201
group set -parents {}
202
group set -groups {}
203
group clear 0 end
204
 
205
group insert \
206
    tb_openMSP430.dmem_cen \
207
    {tb_openMSP430.dmem_wen[1:0]} \
208
    {tb_openMSP430.dmem_addr[12:0]} \
209
    {tb_openMSP430.dmem_dout[15:0]} \
210
    {tb_openMSP430.dmem_din[15:0]}
211
 
212
group using {PMEM Interface}
213
group set -overlay 0
214
group set -comment {}
215
group set -parents {}
216
group set -groups {}
217
group clear 0 end
218
 
219
group insert \
220
    tb_openMSP430.pmem_cen \
221
    {tb_openMSP430.pmem_wen[1:0]} \
222
    {tb_openMSP430.pmem_addr[8:0]} \
223
    {tb_openMSP430.pmem_dout[15:0]} \
224
    {tb_openMSP430.pmem_din[15:0]}
225
 
226
group using {Peripheral Interface}
227
group set -overlay 0
228
group set -comment {}
229
group set -parents {}
230
group set -groups {}
231
group clear 0 end
232
 
233
group insert \
234
    tb_openMSP430.per_en \
235
    {tb_openMSP430.per_we[1:0]} \
236
    {tb_openMSP430.per_addr[13:0]} \
237
    {tb_openMSP430.per_din[15:0]} \
238
    {tb_openMSP430.per_dout[15:0]}
239
 
240
#
241
# cursors
242
#
243
set time 1797ns
244
if {[catch {cursor new -name  TimeA -time $time}] != ""} {
245
    cursor set -using TimeA -time $time
246
}
247
 
248
#
249
# mmaps
250
#
251
mmap new -reuse -name {Boolean as Logic} -contents {
252
{%c=FALSE -edgepriority 1 -shape low}
253
{%c=TRUE -edgepriority 1 -shape high}
254
}
255
mmap new -reuse -name {Example Map} -contents {
256
{%b=11???? -bgcolor orange -label REG:%x -linecolor yellow -shape bus}
257
{%x=1F -bgcolor red -label ERROR -linecolor white -shape EVENT}
258
{%x=2C -bgcolor red -label ERROR -linecolor white -shape EVENT}
259
{%x=* -label %x -linecolor gray -shape bus}
260
}
261
 
262
#
263
# Waveform windows
264
#
265
if {[catch {window new WaveWindow -name "Waveform 1" -geometry 1680x872+0+0}] != ""} {
266
    window geometry "Waveform 1" 1680x872+0+0
267
}
268
window target "Waveform 1" on
269
waveform using {Waveform 1}
270
waveform sidebar select designbrowser
271
waveform set \
272
    -primarycursor TimeA \
273
    -signalnames name \
274
    -signalwidth 175 \
275
    -units ns \
276
    -valuewidth 75
277
cursor set -using TimeA -time 1797ns
278
waveform baseline set -time 4,375,000ps
279
 
280
set groupId [waveform add -groups CPU]
281
set glist [waveform hierarchy contents $groupId]
282
set id [lindex $glist 0]
283
foreach {name attrs} {
284
    tb_openMSP430.error {}
285
    tb_openMSP430.inst_short {-radix %a}
286
    tb_openMSP430.inst_full {-radix %a}
287
    tb_openMSP430.inst_pc {}
288
    tb_openMSP430.inst_number {}
289
    tb_openMSP430.e_state {-radix %a}
290
    tb_openMSP430.i_state {-radix %a}
291
} {
292
    set expected [ join [waveform signals -format native $id] ]
293
    if {[string equal $name $expected]} {
294
        if {$attrs != ""} {
295
            eval waveform format $id $attrs
296
        }
297
    }
298
        set glist [lrange $glist 1 end]
299
        set id [lindex $glist 0]
300
}
301
 
302
set groupId [waveform add -groups {{Clock & Reset}}]
303
waveform hierarchy collapse $groupId
304
 
305
set groupId [waveform add -groups Registers]
306
waveform hierarchy collapse $groupId
307
 
308
set groupId [waveform add -groups {{Data Memory}}]
309
waveform hierarchy collapse $groupId
310
 
311
set groupId [waveform add -groups {{DMA Interface}}]
312
 
313
set groupId [waveform add -groups {{DMEM Interface}}]
314
waveform hierarchy collapse $groupId
315
 
316
set groupId [waveform add -groups {{PMEM Interface}}]
317
waveform hierarchy collapse $groupId
318
 
319
set groupId [waveform add -groups {{Peripheral Interface}}]
320
waveform hierarchy collapse $groupId
321
 
322
set id [waveform add -signals [list tb_openMSP430.dut.mem_backbone_0.ext_per_sel \
323
        tb_openMSP430.dut.mem_backbone_0.ext_pmem_sel \
324
        tb_openMSP430.dut.mem_backbone_0.ext_mem_en \
325
        tb_openMSP430.dut.mem_backbone_0.ext_dmem_sel ]]
326
 
327
waveform xview limits 1797ns 4375ns

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.