OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [dbg_i2c_halt_irq.s43] - Blame information for rev 155

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 154 olivier.gi
/*===========================================================================*/
2
/* Copyright (C) 2001 Authors                                                */
3
/*                                                                           */
4
/* This source file may be used and distributed without restriction provided */
5
/* that this copyright statement is not removed from the file and that any   */
6
/* derivative work contains the original copyright notice and the associated */
7
/* disclaimer.                                                               */
8
/*                                                                           */
9
/* This source file is free software; you can redistribute it and/or modify  */
10
/* it under the terms of the GNU Lesser General Public License as published  */
11
/* by the Free Software Foundation; either version 2.1 of the License, or    */
12
/* (at your option) any later version.                                       */
13
/*                                                                           */
14
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
15
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
16
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
17
/* License for more details.                                                 */
18
/*                                                                           */
19
/* You should have received a copy of the GNU Lesser General Public License  */
20
/* along with this source; if not, write to the Free Software Foundation,    */
21
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
22
/*                                                                           */
23
/*===========================================================================*/
24
/*                        SERIAL DEBUG INTERFACE                             */
25
/*---------------------------------------------------------------------------*/
26
/* Test the serial debug interface:                                          */
27
/*                           - Interrupts when going out of halt mode.       */
28
/*                                                                           */
29
/* Author(s):                                                                */
30
/*             - Olivier Girard,    olgirard@gmail.com                       */
31
/*                                                                           */
32
/*---------------------------------------------------------------------------*/
33
/* $Rev: 19 $                                                                */
34
/* $LastChangedBy: olivier.girard $                                          */
35
/* $LastChangedDate: 2009-08-04 23:47:15 +0200 (Tue, 04 Aug 2009) $          */
36
/*===========================================================================*/
37
 
38
.include "pmem_defs.asm"
39
 
40
.global main
41
 
42
main:
43
        ; Disable interrupts
44
        dint
45
        mov.b #0x00, &P1IE
46
 
47
 
48
        /* -------------- PORT 1: TEST INTERRUPT VECTOR  --------------- */
49
 
50
        mov   #DMEM_250, r1     ; Initialize stack
51
 
52
        mov.b   #0x0001, &P1IE  ; Enable GPIO interrupt
53
 
54
        eint                    ; Enable Global interrupts
55
 
56
        mov     #0x0000, r13;
57
        mov     #0x0000, r14;
58
        mov   #DMEM_200, r15;
59
infinite_loop:
60
        inc     r13
61
        bit     #0x0002, &P1IN
62
        jz      infinite_loop
63
 
64
 
65
        /* ----------------------         END OF TEST        --------------- */
66
end_of_test:
67
        nop
68
        br #0xffff
69
 
70
 
71
        /* ----------------------      INTERRUPT ROUTINES    --------------- */
72
 
73
PORT1_VECTOR:
74
        mov.b &P1IFG,   0(r15)
75
        mov.b  #0x00,   &P1IFG
76
        mov    #0xaaaa, r14;
77
        reti
78
 
79
 
80
 
81
        /* ----------------------         INTERRUPT VECTORS  --------------- */
82
 
83
.section .vectors, "a"
84
.word end_of_test  ; Interrupt  0 (lowest priority)    
85
.word end_of_test  ; Interrupt  1                      
86
.word PORT1_VECTOR ; Interrupt  2                      
87
.word end_of_test  ; Interrupt  3                      
88
.word end_of_test  ; Interrupt  4                      
89
.word end_of_test  ; Interrupt  5                      
90
.word end_of_test  ; Interrupt  6                      
91
.word end_of_test  ; Interrupt  7                      
92
.word end_of_test  ; Interrupt  8                      
93
.word end_of_test  ; Interrupt  9                      
94
.word end_of_test  ; Interrupt 10                      Watchdog timer
95
.word end_of_test  ; Interrupt 11                      
96
.word end_of_test  ; Interrupt 12                      
97
.word end_of_test  ; Interrupt 13                      
98
.word end_of_test  ; Interrupt 14                      NMI
99
.word main         ; Interrupt 15 (highest priority)   RESET

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.