OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [dbg_uart_halt_irq.v] - Blame information for rev 172

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 91 olivier.gi
/*===========================================================================*/
2
/* Copyright (C) 2001 Authors                                                */
3
/*                                                                           */
4
/* This source file may be used and distributed without restriction provided */
5
/* that this copyright statement is not removed from the file and that any   */
6
/* derivative work contains the original copyright notice and the associated */
7
/* disclaimer.                                                               */
8
/*                                                                           */
9
/* This source file is free software; you can redistribute it and/or modify  */
10
/* it under the terms of the GNU Lesser General Public License as published  */
11
/* by the Free Software Foundation; either version 2.1 of the License, or    */
12
/* (at your option) any later version.                                       */
13
/*                                                                           */
14
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
15
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
16
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
17
/* License for more details.                                                 */
18
/*                                                                           */
19
/* You should have received a copy of the GNU Lesser General Public License  */
20
/* along with this source; if not, write to the Free Software Foundation,    */
21
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
22
/*                                                                           */
23
/*===========================================================================*/
24
/*                        SERIAL DEBUG INTERFACE                             */
25
/*---------------------------------------------------------------------------*/
26
/* Test the serial debug interface:                                          */
27
/*                           - Interrupts when going out of halt mode.       */
28
/*                                                                           */
29
/* Author(s):                                                                */
30
/*             - Olivier Girard,    olgirard@gmail.com                       */
31
/*                                                                           */
32
/*---------------------------------------------------------------------------*/
33
/* $Rev: 19 $                                                                */
34
/* $LastChangedBy: olivier.girard $                                          */
35
/* $LastChangedDate: 2009-08-04 23:47:15 +0200 (Tue, 04 Aug 2009) $          */
36
/*===========================================================================*/
37
 
38
reg [15:0] r13_bkup;
39
 
40
initial
41
   begin
42
      $display(" ===============================================");
43
      $display("|                 START SIMULATION              |");
44
      $display(" ===============================================");
45 111 olivier.gi
`ifdef DBG_EN
46 154 olivier.gi
`ifdef DBG_UART
47 106 olivier.gi
      #1 dbg_en = 1;
48
      repeat(30) @(posedge mclk);
49 91 olivier.gi
      stimulus_done = 0;
50
 
51 106 olivier.gi
      // Initialize the debug interface and send the CPU in halt mode
52
      dbg_uart_tx(DBG_SYNC);
53
 
54
`ifdef DBG_RST_BRK_EN
55
      dbg_uart_wr(CPU_CTL,  16'h0002);  // RUN
56
`endif
57
 
58 91 olivier.gi
      // Wait until software initialization is done
59 111 olivier.gi
      if (r15!==(`PER_SIZE+16'h0000))
60
        @(r15==(`PER_SIZE+16'h0000));
61 91 olivier.gi
 
62 106 olivier.gi
 
63 91 olivier.gi
      dbg_uart_wr(CPU_CTL,  16'h0001);  // HALT
64
      repeat(150) @(posedge mclk);
65
      r13_bkup = r13;
66
 
67
      // Generate a GPIO interrupt
68
      p1_din[0] = 1'b1;
69
      repeat(150) @(posedge mclk);
70
 
71
      // Re-start the CPU
72
      dbg_uart_wr(CPU_CTL,  16'h0002);  // RUN
73
      repeat(150) @(posedge mclk);
74
 
75
      // Make sure the interrupt was serviced
76
      if (r14 !== 16'haaaa) tb_error("====== Interrupt was not properly serviced =====");
77
 
78
      // Make sure the program resumed execution when coming back from IRQ
79
      if (r13 === r13_bkup) tb_error("====== Program didn't properly resumed execution =====");
80
 
81
 
82
      p1_din[1] = 1'b1;
83
      stimulus_done = 1;
84 111 olivier.gi
`else
85
 
86
       $display(" ===============================================");
87
       $display("|               SIMULATION SKIPPED              |");
88 154 olivier.gi
       $display("|   (serial debug interface UART not included)  |");
89
       $display(" ===============================================");
90
       $finish;
91
`endif
92
`else
93
 
94
       $display(" ===============================================");
95
       $display("|               SIMULATION SKIPPED              |");
96 111 olivier.gi
       $display("|      (serial debug interface not included)    |");
97
       $display(" ===============================================");
98
       $finish;
99
`endif
100 91 olivier.gi
   end
101
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.