OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [lp_modes_dbg_asic.s43] - Blame information for rev 219

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 134 olivier.gi
/*===========================================================================*/
2
/* Copyright (C) 2001 Authors                                                */
3
/*                                                                           */
4
/* This source file may be used and distributed without restriction provided */
5
/* that this copyright statement is not removed from the file and that any   */
6
/* derivative work contains the original copyright notice and the associated */
7
/* disclaimer.                                                               */
8
/*                                                                           */
9
/* This source file is free software; you can redistribute it and/or modify  */
10
/* it under the terms of the GNU Lesser General Public License as published  */
11
/* by the Free Software Foundation; either version 2.1 of the License, or    */
12
/* (at your option) any later version.                                       */
13
/*                                                                           */
14
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
15
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
16
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
17
/* License for more details.                                                 */
18
/*                                                                           */
19
/* You should have received a copy of the GNU Lesser General Public License  */
20
/* along with this source; if not, write to the Free Software Foundation,    */
21
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
22
/*                                                                           */
23
/*===========================================================================*/
24
/*                            CPU OPERATING MODES                            */
25
/*---------------------------------------------------------------------------*/
26
/* Test the CPU Low Power modes:                                             */
27
/*                              - LPM0    <=>  CPUOFF                        */
28
/*                              - LPM1    <=>  CPUOFF + SCG0                 */
29
/*                              - LPM2    <=>  CPUOFF +        SCG1          */
30
/*                              - LPM3    <=>  CPUOFF + SCG0 + SCG1          */
31
/*                              - LPM4    <=>  CPUOFF + SCG0 + SCG1 + OSCOFF */
32
/*                                                                           */
33
/* Reminder:                                                                 */
34
/*                              - CPUOFF  <=>  turns off CPU.                */
35
/*                              - SCG0    <=>  turns off DCO.                */
36
/*                              - SCG1    <=>  turns off SMCLK.              */
37
/*                              - OSCOFF  <=>  turns off LFXT_CLK.           */
38
/*                                                                           */
39
/* Author(s):                                                                */
40
/*             - Olivier Girard,    olgirard@gmail.com                       */
41
/*                                                                           */
42
/*---------------------------------------------------------------------------*/
43
/* $Rev: 19 $                                                                */
44
/* $LastChangedBy: olivier.girard $                                          */
45
/* $LastChangedDate: 2009-08-04 23:47:15 +0200 (Tue, 04 Aug 2009) $          */
46
/*===========================================================================*/
47
 
48 141 olivier.gi
.include "pmem_defs.asm"
49
 
50 134 olivier.gi
.global main
51
 
52
.macro LPM0
53
 bis    #0x0010, r2
54
.endm
55
.macro LPM1
56
 bis    #0x0050, r2
57
.endm
58
.macro LPM2
59
 bis    #0x0090, r2
60
.endm
61
.macro LPM3
62
 bis    #0x00D0, r2
63
.endm
64
.macro LPM4
65
 bis    #0x00F0, r2
66
.endm
67
 
68
.macro LPM0_exit
69
 bic    #0x0010, @r1
70
.endm
71
.macro LPM1_exit
72
 bic    #0x0050, @r1
73
.endm
74
.macro LPM2_exit
75
 bic    #0x0090, @r1
76
.endm
77
.macro LPM3_exit
78
 bic    #0x00D0, @r1
79
.endm
80
.macro LPM4_exit
81
 bic    #0x00F0, @r1
82
.endm
83
 
84
 
85
WAIT_FUNC:
86
        dec r14
87
        jnz WAIT_FUNC
88
        ret
89
 
90
main:
91
 
92
        ; Initialize stack and enable global interrupts
93
        mov    #DMEM_250, r1
94
        eint
95
 
96
        ; Wait for a while to give enough time to ACLK
97
        mov    #0x0050, r14
98
        call   #WAIT_FUNC
99
        mov    #0x1000, r15
100
 
101
        /* --------------- ACTIVE ------------------------------------------ */
102
 
103
        mov    #0x1001, r15
104
        mov.b  #0x00, &BCSCTL2  ; # MCLK  = DCO_CLK
105
                                ; # SMCLK = DCO_CLK
106
        mov    #0x0080, r14
107
        call   #WAIT_FUNC
108
 
109
        mov    #0x2000, r15
110
 
111
 
112
        /* --------------- LPM0  ( CPUOFF ) -------------------------------- */
113
 
114
        mov    #0x2001, r15
115
        mov.b  #0x00, &BCSCTL2  ; # MCLK  = DCO_CLK
116
                                ; # SMCLK = DCO_CLK
117
 
118
        LPM0                    ; #                     MCLK off
119
        mov    #0x0090, r14
120
        call   #WAIT_FUNC
121
 
122
        mov    #0x3000, r15
123
 
124
 
125
        /* --------------- LPM1  ( CPUOFF + SCG0 ) ------------------------- */
126
 
127
        mov    #0x3001, r15
128
        mov.b  #0x08, &BCSCTL2  ; # MCLK  = DCO_CLK
129
                                ; # SMCLK = LFXT_CLK
130
 
131
        LPM1                    ; #                     MCLK off + DCO off
132
        mov    #0x0090, r14
133
        call   #WAIT_FUNC
134
 
135
        mov    #0x4000, r15
136
 
137
 
138
        /*---------------- LPM2  ( CPUOFF + SCG1 ) ------------------------- */
139
 
140
        mov    #0x4001, r15
141
        mov.b  #0x08, &BCSCTL2  ; # MCLK  = DCO_CLK
142
                                ; # SMCLK = LFXT_CLK
143
 
144
        LPM2                    ; #                     MCLK off + SMCLK off
145
        mov    #0x0190, r14
146
        call   #WAIT_FUNC
147
 
148
        mov    #0x5000, r15
149
 
150
 
151
        /*---------------- LPM3  ( CPUOFF + SCG0 + SCG1 ) ------------------ */
152
 
153
        mov    #0x5001, r15
154
        mov.b  #0x08, &BCSCTL2  ; # MCLK  = DCO_CLK
155
                                ; # SMCLK = LFXT_CLK
156
 
157
        LPM3                    ; #                     MCLK off + DCO off + SMCLK off
158
        mov    #0x0190, r14
159
        call   #WAIT_FUNC
160
 
161
        mov    #0x6000, r15
162
 
163
 
164
        /*---------------- LPM4  ( CPUOFF + SCG0 + SCG1 + OSCOFF ) --------- */
165
 
166
        mov    #0x6001, r15
167
        mov.b  #0x08, &BCSCTL2  ; # MCLK  = DCO_CLK
168
                                ; # SMCLK = LFXT_CLK
169
 
170
        LPM4                    ; #                     MCLK off + DCO off + SMCLK off + LFXT off
171
        mov    #0x0100, r14
172
        call   #WAIT_FUNC
173
 
174
        mov    #0x6000, r15
175
 
176
 
177
        /* ----------------------         END OF TEST        --------------- */
178
end_of_test:
179
        nop
180
        br #0xffff
181
 
182
 
183
        /* ----------------------      INTERRUPT ROUTINES    --------------- */
184
 
185
PORT1_VECTOR:
186
        push       r13
187
        push       r14
188
        mov    #0x0060, r14
189
        call   #WAIT_FUNC
190
        mov    #0xaaaa, r13
191
        pop        r14
192
        pop        r13
193
        reti
194
 
195
PORT2_VECTOR:
196
        push       r13
197
        push       r14
198
        mov    #0x0060, r14
199
        call   #WAIT_FUNC
200
        mov    #0xbbbb, r13
201
        pop        r14
202
        pop        r13
203
        bic    #0xf0, 0(r1) ;exit all lowpower mode
204
        reti
205
 
206
 
207
        /* ----------------------         INTERRUPT VECTORS  --------------- */
208
 
209
.section .vectors, "a"
210
.word end_of_test  ; Interrupt  0 (lowest priority)    
211
.word end_of_test  ; Interrupt  1                      
212
.word PORT1_VECTOR ; Interrupt  2                      
213
.word PORT2_VECTOR ; Interrupt  3                      
214
.word end_of_test  ; Interrupt  4                      
215
.word end_of_test  ; Interrupt  5                      
216
.word end_of_test  ; Interrupt  6                      
217
.word end_of_test  ; Interrupt  7                      
218
.word end_of_test  ; Interrupt  8                      
219
.word end_of_test  ; Interrupt  9                      
220
.word end_of_test  ; Interrupt 10                      Watchdog timer
221
.word end_of_test  ; Interrupt 11                      
222
.word end_of_test  ; Interrupt 12                      
223
.word end_of_test  ; Interrupt 13                      
224
.word end_of_test  ; Interrupt 14                      NMI
225
.word main         ; Interrupt 15 (highest priority)   RESET

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.