OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [scan.s43] - Blame information for rev 219

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 134 olivier.gi
/*===========================================================================*/
2
/* Copyright (C) 2001 Authors                                                */
3
/*                                                                           */
4
/* This source file may be used and distributed without restriction provided */
5
/* that this copyright statement is not removed from the file and that any   */
6
/* derivative work contains the original copyright notice and the associated */
7
/* disclaimer.                                                               */
8
/*                                                                           */
9
/* This source file is free software; you can redistribute it and/or modify  */
10
/* it under the terms of the GNU Lesser General Public License as published  */
11
/* by the Free Software Foundation; either version 2.1 of the License, or    */
12
/* (at your option) any later version.                                       */
13
/*                                                                           */
14
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
15
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
16
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
17
/* License for more details.                                                 */
18
/*                                                                           */
19
/* You should have received a copy of the GNU Lesser General Public License  */
20
/* along with this source; if not, write to the Free Software Foundation,    */
21
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
22
/*                                                                           */
23
/*===========================================================================*/
24
/*                                SCAN test                                  */
25
/*---------------------------------------------------------------------------*/
26
/* The purpose of this test is to let the scan_mode and scan_enable signals  */
27
/* toggle a bit in order to clean-up code coverage and give more visibility  */
28
/* on potential "real" coverage loss.                                        */
29
/*                                                                           */
30
/* Author(s):                                                                */
31
/*             - Olivier Girard,    olgirard@gmail.com                       */
32
/*                                                                           */
33
/*---------------------------------------------------------------------------*/
34
/* $Rev: 19 $                                                                */
35
/* $LastChangedBy: olivier.girard $                                          */
36
/* $LastChangedDate: 2009-08-04 23:47:15 +0200 (Tue, 04 Aug 2009) $          */
37
/*===========================================================================*/
38
 
39
.global main
40
 
41
main:
42
 
43
        mov #0x0080, r14
44
  wait_loop:
45
        dec r14
46
        jnz wait_loop
47
 
48
 
49
        /* ----------------------         END OF TEST        --------------- */
50
end_of_test:
51
        nop
52
        br #0xffff
53
 
54
 
55
        /* ----------------------         INTERRUPT VECTORS  --------------- */
56
 
57
.section .vectors, "a"
58
.word end_of_test     ; Interrupt  0 (lowest priority)    
59
.word end_of_test     ; Interrupt  1                      
60
.word end_of_test     ; Interrupt  2                      
61
.word end_of_test     ; Interrupt  3                      
62
.word end_of_test     ; Interrupt  4                      
63
.word end_of_test     ; Interrupt  5                      
64
.word end_of_test     ; Interrupt  6                      
65
.word end_of_test     ; Interrupt  7                      
66
.word end_of_test     ; Interrupt  8                      
67
.word end_of_test     ; Interrupt  9                      
68
.word end_of_test     ; Interrupt 10                      Watchdog timer
69
.word end_of_test     ; Interrupt 11                      
70
.word end_of_test     ; Interrupt 12                      
71
.word end_of_test     ; Interrupt 13                      
72
.word end_of_test     ; Interrupt 14                      NMI
73
.word main            ; Interrupt 15 (highest priority)   RESET

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.