URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [sing-op_push_rom-rd.s43] - Blame information for rev 138

Go to most recent revision | Details | Compare with Previous | View Log


/*===========================================================================*/
/* Copyright (C) 2001 Authors                                                */
/*                                                                           */
/* This source file may be used and distributed without restriction provided */
/* that this copyright statement is not removed from the file and that any   */
/* derivative work contains the original copyright notice and the associated */
/* disclaimer.                                                               */
/*                                                                           */
/* This source file is free software; you can redistribute it and/or modify  */
/* it under the terms of the GNU Lesser General Public License as published  */
/* by the Free Software Foundation; either version 2.1 of the License, or    */
/* (at your option) any later version.                                       */
/*                                                                           */
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
/* License for more details.                                                 */
/*                                                                           */
/* You should have received a copy of the GNU Lesser General Public License  */
/* along with this source; if not, write to the Free Software Foundation,    */
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
/*                                                                           */
/*===========================================================================*/
/*                     PUSH:   DATA READ ACCESS FROM ROM                     */
/*---------------------------------------------------------------------------*/
/* Test the PUSH instruction with all addressing modes making a read access  */
/* to the ROM.                                                               */
/*                                                                           */
/* Author(s):                                                                */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*                                                                           */
/*---------------------------------------------------------------------------*/
/* $Rev: 111 $                                                                */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedDate: 2011-05-20 22:39:02 +0200 (Fri, 20 May 2011) $          */
/*===========================================================================*/
 
.set    DMEM_BASE, (__data_start     )
.set    DMEM_200,  (__data_start+0x00)
.set    DMEM_212,  (__data_start+0x12)
.set    DMEM_216,  (__data_start+0x16)
.set    DMEM_21A,  (__data_start+0x1A)
.set    DMEM_21E,  (__data_start+0x1E)
.set    DMEM_220,  (__data_start+0x20)
.set    DMEM_222,  (__data_start+0x22)
.set    DMEM_224,  (__data_start+0x24)
.set    DMEM_230,  (__data_start+0x30)
.set    DMEM_240,  (__data_start+0x40)
.set    DMEM_250,  (__data_start+0x50)
.set    DMEM_252,  (__data_start+0x52)
.set    DMEM_300,  (__data_start+0x100)
 
 
.global main
 
main:
        /* -------------- TEST INSTRUCTION IN WORD MODE ------------------- */
 
        # Initialization
        #------------------------
 
        mov     #0x0020, r4        ;# Initialize RAM
        mov   #DMEM_230, r5
clear_mem_loop:
        clr    0(r5)
        incd     r5
        dec      r4
        jnz     clear_mem_loop
 
 
        mov   #DMEM_252, r1        ;# Initialize stack pointer
 
 
        mov     #0x1000, r15
 
 
        # Addressing mode: @Rn
        #------------------------
 
        mov     #data_aRn_0x1234, r4
        push                     @r4           ;# PUSH (0x1234  =>  @=0x0250)
 
        mov     #data_aRn_0x5678, r6
        push                     @r6           ;# PUSH (0x5678  =>  @=0x024E)
 
        mov              #0x2000, r15
 
 
        # Addressing mode: @Rn+
        #------------------------
 
        mov     #data_aRni_0x9abc, r4
        push                      @r4+         ;# PUSH (0x9abc  =>  @=0x024C)
        push                      @r4+         ;# PUSH (0xdef0  =>  @=0x024A)
 
        mov     #0x3000, r15
 
 
        # Addressing mode: X(Rn)
        #------------------------
 
        mov     #data_xRn_0x0fed, r4
        push                   26(r4)          ;# PUSH (0x0fed  =>  @=0x0248)
        push                   28(r4)          ;# PUSH (0xcba9  =>  @=0x0246)
 
        mov     #0x4000, r15
 
 
        # Addressing mode: EDE
        #------------------------
.set   EDE_21E,  DMEM_21E
.set   EDE_220,  DMEM_220
 
        push    data_EDE_0x8765                ;# PUSH (0x8765  =>  @=0x0244)
        push    data_EDE_0x4321                ;# PUSH (0x4321  =>  @=0x0242)
 
        mov     #0x5000, r15
 
 
        # Addressing mode: &EDE
        #------------------------
.set   aEDE_222,  DMEM_222
.set   aEDE_224,  DMEM_224
 
        push  &data_aEDE_0x1f2e                ;# PUSH (0x1f2e  =>  @=0x0240)
        push  &data_aEDE_0x3d4c                ;# PUSH (0x3d4c  =>  @=0x023E)
 
        mov     #0x6000, r15
 
 
 
        /* ----------------------         END OF TEST        --------------- */
end_of_test:
        nop
        br #0xffff
 
 
        /* ----------------------            DATA TABLE      --------------- */
data_aRn_0x1234:
        .word 0x1234
data_aRn_0x5678:
        .word 0x5678
 
data_aRni_0x9abc:
        .word 0x9abc
        .word 0xdef0
 
data_xRn_0x0fed:
        .word 0x0000
        .word 0x0000
        .word 0x0000
        .word 0x0000
        .word 0x0000
        .word 0x0000
        .word 0x0000
        .word 0x0000
        .word 0x0000
        .word 0x0000
        .word 0x0000
        .word 0x0000
        .word 0x0000
        .word 0x0fed
        .word 0xcba9
 
data_EDE_0x8765:
        .word 0x8765
data_EDE_0x4321:
        .word 0x4321
 
data_aEDE_0x1f2e:
        .word 0x1f2e
data_aEDE_0x3d4c:
        .word 0x3d4c
 
 
        /* ----------------------         INTERRUPT VECTORS  --------------- */
 
.section .vectors, "a"
.word end_of_test  ; Interrupt  0 (lowest priority)    
.word end_of_test  ; Interrupt  1                      
.word end_of_test  ; Interrupt  2                      
.word end_of_test  ; Interrupt  3                      
.word end_of_test  ; Interrupt  4                      
.word end_of_test  ; Interrupt  5                      
.word end_of_test  ; Interrupt  6                      
.word end_of_test  ; Interrupt  7                      
.word end_of_test  ; Interrupt  8                      
.word end_of_test  ; Interrupt  9                      
.word end_of_test  ; Interrupt 10                      Watchdog timer
.word end_of_test  ; Interrupt 11                      
.word end_of_test  ; Interrupt 12                      
.word end_of_test  ; Interrupt 13                      
.word end_of_test  ; Interrupt 14                      NMI
.word main         ; Interrupt 15 (highest priority)   RESET

Line No.	Rev	Author	Line
1	2	olivier.gi	`/===========================================================================/`
2			`/* Copyright (C) 2001 Authors */`
3			`/* */`
4			`/* This source file may be used and distributed without restriction provided */`
5			`/* that this copyright statement is not removed from the file and that any */`
6			`/* derivative work contains the original copyright notice and the associated */`
7			`/* disclaimer. */`
8			`/* */`
9			`/* This source file is free software; you can redistribute it and/or modify */`
10			`/* it under the terms of the GNU Lesser General Public License as published */`
11			`/* by the Free Software Foundation; either version 2.1 of the License, or */`
12			`/* (at your option) any later version. */`
13			`/* */`
14			`/* This source is distributed in the hope that it will be useful, but WITHOUT*/`
15			`/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or */`
16			`/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public */`
17			`/* License for more details. */`
18			`/* */`
19			`/* You should have received a copy of the GNU Lesser General Public License */`
20			`/* along with this source; if not, write to the Free Software Foundation, */`
21			`/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA */`
22			`/* */`
23			`/===========================================================================/`
24			`/* PUSH: DATA READ ACCESS FROM ROM */`
25			`/---------------------------------------------------------------------------/`
26			`/* Test the PUSH instruction with all addressing modes making a read access */`
27			`/* to the ROM. */`
28	18	olivier.gi	`/* */`
29			`/* Author(s): */`
30			`/* - Olivier Girard, olgirard@gmail.com */`
31			`/* */`
32			`/---------------------------------------------------------------------------/`
33	19	olivier.gi	`/* $Rev: 111 $ */`
34			`/* $LastChangedBy: olivier.girard $ */`
35			`/* $LastChangedDate: 2011-05-20 22:39:02 +0200 (Fri, 20 May 2011) $ */`
36	2	olivier.gi	`/===========================================================================/`
37
38	111	olivier.gi	`.set DMEM_BASE, (__data_start )`
39			`.set DMEM_200, (__data_start+0x00)`
40			`.set DMEM_212, (__data_start+0x12)`
41			`.set DMEM_216, (__data_start+0x16)`
42			`.set DMEM_21A, (__data_start+0x1A)`
43			`.set DMEM_21E, (__data_start+0x1E)`
44			`.set DMEM_220, (__data_start+0x20)`
45			`.set DMEM_222, (__data_start+0x22)`
46			`.set DMEM_224, (__data_start+0x24)`
47			`.set DMEM_230, (__data_start+0x30)`
48			`.set DMEM_240, (__data_start+0x40)`
49			`.set DMEM_250, (__data_start+0x50)`
50			`.set DMEM_252, (__data_start+0x52)`
51			`.set DMEM_300, (__data_start+0x100)`
52	2	olivier.gi
53	111	olivier.gi
54	2	olivier.gi	`.global main`
55
56			`main:`
57			`/* -------------- TEST INSTRUCTION IN WORD MODE ------------------- */`
58
59			`# Initialization`
60			`#------------------------`
61
62			`mov #0x0020, r4 ;# Initialize RAM`
63	111	olivier.gi	`mov #DMEM_230, r5`
64	2	olivier.gi	`clear_mem_loop:`
65			`clr 0(r5)`
66			`incd r5`
67			`dec r4`
68			`jnz clear_mem_loop`
69
70
71	111	olivier.gi	`mov #DMEM_252, r1 ;# Initialize stack pointer`
72	2	olivier.gi
73
74			`mov #0x1000, r15`
75
76
77			`# Addressing mode: @Rn`
78			`#------------------------`
79
80			`mov #data_aRn_0x1234, r4`
81			`push @r4 ;# PUSH (0x1234 => @=0x0250)`
82
83			`mov #data_aRn_0x5678, r6`
84			`push @r6 ;# PUSH (0x5678 => @=0x024E)`
85
86			`mov #0x2000, r15`
87
88
89			`# Addressing mode: @Rn+`
90			`#------------------------`
91
92			`mov #data_aRni_0x9abc, r4`
93			`push @r4+ ;# PUSH (0x9abc => @=0x024C)`
94			`push @r4+ ;# PUSH (0xdef0 => @=0x024A)`
95
96			`mov #0x3000, r15`
97
98
99			`# Addressing mode: X(Rn)`
100			`#------------------------`
101
102			`mov #data_xRn_0x0fed, r4`
103			`push 26(r4) ;# PUSH (0x0fed => @=0x0248)`
104			`push 28(r4) ;# PUSH (0xcba9 => @=0x0246)`
105
106			`mov #0x4000, r15`
107
108
109			`# Addressing mode: EDE`
110			`#------------------------`
111	111	olivier.gi	`.set EDE_21E, DMEM_21E`
112			`.set EDE_220, DMEM_220`
113	2	olivier.gi
114			`push data_EDE_0x8765 ;# PUSH (0x8765 => @=0x0244)`
115			`push data_EDE_0x4321 ;# PUSH (0x4321 => @=0x0242)`
116
117			`mov #0x5000, r15`
118
119
120			`# Addressing mode: &EDE`
121			`#------------------------`
122	111	olivier.gi	`.set aEDE_222, DMEM_222`
123			`.set aEDE_224, DMEM_224`
124	2	olivier.gi
125			`push &data_aEDE_0x1f2e ;# PUSH (0x1f2e => @=0x0240)`
126			`push &data_aEDE_0x3d4c ;# PUSH (0x3d4c => @=0x023E)`
127
128			`mov #0x6000, r15`
129
130
131
132			`/* ---------------------- END OF TEST --------------- */`
133			`end_of_test:`
134			`nop`
135			`br #0xffff`
136
137
138			`/* ---------------------- DATA TABLE --------------- */`
139			`data_aRn_0x1234:`
140			`.word 0x1234`
141			`data_aRn_0x5678:`
142			`.word 0x5678`
143
144			`data_aRni_0x9abc:`
145			`.word 0x9abc`
146			`.word 0xdef0`
147
148			`data_xRn_0x0fed:`
149			`.word 0x0000`
150			`.word 0x0000`
151			`.word 0x0000`
152			`.word 0x0000`
153			`.word 0x0000`
154			`.word 0x0000`
155			`.word 0x0000`
156			`.word 0x0000`
157			`.word 0x0000`
158			`.word 0x0000`
159			`.word 0x0000`
160			`.word 0x0000`
161			`.word 0x0000`
162			`.word 0x0fed`
163			`.word 0xcba9`
164
165			`data_EDE_0x8765:`
166			`.word 0x8765`
167			`data_EDE_0x4321:`
168			`.word 0x4321`
169
170			`data_aEDE_0x1f2e:`
171			`.word 0x1f2e`
172			`data_aEDE_0x3d4c:`
173			`.word 0x3d4c`
174
175
176			`/* ---------------------- INTERRUPT VECTORS --------------- */`
177
178			`.section .vectors, "a"`
179			`.word end_of_test ; Interrupt 0 (lowest priority)`
180			`.word end_of_test ; Interrupt 1`
181			`.word end_of_test ; Interrupt 2`
182			`.word end_of_test ; Interrupt 3`
183			`.word end_of_test ; Interrupt 4`
184			`.word end_of_test ; Interrupt 5`
185			`.word end_of_test ; Interrupt 6`
186			`.word end_of_test ; Interrupt 7`
187			`.word end_of_test ; Interrupt 8`
188			`.word end_of_test ; Interrupt 9`
189			`.word end_of_test ; Interrupt 10 Watchdog timer`
190			`.word end_of_test ; Interrupt 11`
191			`.word end_of_test ; Interrupt 12`
192			`.word end_of_test ; Interrupt 13`
193			`.word end_of_test ; Interrupt 14 NMI`
194			`.word main ; Interrupt 15 (highest priority) RESET`

Browse

Tools

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [sing-op_push_rom-rd.s43] - Blame information for rev 138