URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [sing-op_sxt.s43] - Blame information for rev 200

Details | Compare with Previous | View Log


/*===========================================================================*/
/* Copyright (C) 2001 Authors                                                */
/*                                                                           */
/* This source file may be used and distributed without restriction provided */
/* that this copyright statement is not removed from the file and that any   */
/* derivative work contains the original copyright notice and the associated */
/* disclaimer.                                                               */
/*                                                                           */
/* This source file is free software; you can redistribute it and/or modify  */
/* it under the terms of the GNU Lesser General Public License as published  */
/* by the Free Software Foundation; either version 2.1 of the License, or    */
/* (at your option) any later version.                                       */
/*                                                                           */
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
/* License for more details.                                                 */
/*                                                                           */
/* You should have received a copy of the GNU Lesser General Public License  */
/* along with this source; if not, write to the Free Software Foundation,    */
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
/*                                                                           */
/*===========================================================================*/
/*                 SINGLE-OPERAND ARITHMETIC: SXT  INSTRUCTION               */
/*---------------------------------------------------------------------------*/
/* Test the SXT  instruction.                                                */
/*                                                                           */
/* Author(s):                                                                */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*                                                                           */
/*---------------------------------------------------------------------------*/
/* $Rev: 200 $                                                                */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedDate: 2015-01-21 23:01:31 +0100 (Wed, 21 Jan 2015) $          */
/*===========================================================================*/
 
.include "pmem_defs.asm"
 
.global main
 
main:
        /* -------------- TEST INSTRUCTION IN WORD MODE ------------------- */
 
 
        # Addressing mode: Rn
        #------------------------
 
        mov     #0x0100, r2        ;# Test 1
        mov     #0x7524, r4
        sxt          r4            ;# SXT (r4=0x7524  =>  r4=0x0024)
        mov          r2, r5
 
        mov     #0x0100, r2        ;# Test 2
        mov     #0x1cb6, r6
        sxt          r6            ;# SXT (r6=0x1cb6  =>  r6=0xffb6)
        mov          r2, r7
 
        mov     #0x1000, r15
 
 
        # Addressing mode: @Rn
        #------------------------
 
        mov     #0x0100, r2        ;# Test 1
        mov     #0x7524, &DMEM_200
        mov   #DMEM_200, r4
        mov     #0xaaaa, &DMEM_202
        sxt         @r4            ;# SXT (mem00=0x7524  => {mem00=0x0024)
        mov          r2, r5
 
        mov     #0x0100, r2        ;# Test 2
        mov     #0x1cb6, &DMEM_202
        mov   #DMEM_202, r6
        mov     #0xaaaa, &DMEM_204
        sxt         @r6            ;# SXT (mem01=0x1cb6  => {mem01=0xffb6)
        mov          r2, r7
 
        mov     #0x2000, r15
 
 
        # Addressing mode: @Rn+
        #------------------------
 
        mov     #0x0100, r2        ;# Test 1
        mov     #0x7524, &DMEM_208
        mov   #DMEM_208, r4
        mov     #0xaaaa, &DMEM_20A
        sxt        @r4+            ;# SXT (mem04=0x7524  => {mem04=0x0024)
        mov          r2, r5
 
        mov     #0x0100, r2        ;# Test 2
        mov     #0x1cb6, &DMEM_20A
        mov   #DMEM_20A, r6
        mov     #0xaaaa, &DMEM_20C
        sxt        @r6+            ;# SXT (mem05=0x1cb6  => {mem05=0xffb6)
        mov          r2, r7
 
        mov     #0x3000, r15
 
 
        # Addressing mode: X(Rn)
        #------------------------
 
        mov     #0x0100, r2        ;# Test 1
        mov     #0x7524, &DMEM_210
        mov   #DMEM_200, r4
        mov     #0xaaaa, &DMEM_212
        sxt       16(r4)            ;# SXT (mem08=0x7524  => {mem08=0x0024)
        mov          r2, r5
 
        mov     #0x0100, r2        ;# Test 2
        mov     #0x1cb6, &DMEM_212
        mov   #DMEM_200, r6
        mov     #0xaaaa, &DMEM_214
        sxt       18(r6)            ;# SXT (mem09=0x1cb6  => {mem09=0xffb6)
        mov          r2, r7
 
        mov     #0x4000, r15
 
 
        # Addressing mode: EDE
        #------------------------
.set   EDE_218,  DMEM_218+PMEM_EDE_LENGTH
.set   EDE_21A,  DMEM_21A+PMEM_EDE_LENGTH
.set   EDE_21C,  DMEM_21C+PMEM_EDE_LENGTH
.set   EDE_21E,  DMEM_21E+PMEM_EDE_LENGTH
 
        mov     #0x0100, r2        ;# Test 1
        mov     #0x7524, &DMEM_218
        mov     #0xaaaa, &DMEM_21A
        sxt     EDE_218            ;# SXT (mem0c=0x7524  => {mem0c=0x0024)
        mov          r2, r5
 
        mov     #0x0100, r2        ;# Test 2
        mov     #0x1cb6, &DMEM_21A
        mov     #0xaaaa, &DMEM_21C
        sxt     EDE_21A            ;# SXT (mem0d=0x1cb6  => {mem0d=0xffb6)
        mov          r2, r7
 
        mov     #0x5000, r15
 
 
        # Addressing mode: &EDE
        #------------------------
.set   aEDE_220,  DMEM_220
.set   aEDE_222,  DMEM_222
.set   aEDE_224,  DMEM_224
.set   aEDE_226,  DMEM_226
 
        mov     #0x0100, r2        ;# Test 1
        mov     #0x7524, &DMEM_220
        mov     #0xaaaa, &DMEM_222
        sxt   &aEDE_220            ;# SXT (mem10=0x7524  => {mem10=0x0024)
        mov          r2, r5
 
        mov     #0x0100, r2        ;# Test 2
        mov     #0x1cb6, &DMEM_222
        mov     #0xaaaa, &DMEM_224
        sxt   &aEDE_222            ;# SXT (mem11=0x1cb6  => {mem11=0xffb6)
        mov          r2, r7
 
        mov     #0x6000, r15
 
 
        /* ----------------------         END OF TEST        --------------- */
end_of_test:
        nop
        br #0xffff
 
 
        /* ----------------------         INTERRUPT VECTORS  --------------- */
 
.section .vectors, "a"
.word end_of_test  ; Interrupt  0 (lowest priority)    
.word end_of_test  ; Interrupt  1                      
.word end_of_test  ; Interrupt  2                      
.word end_of_test  ; Interrupt  3                      
.word end_of_test  ; Interrupt  4                      
.word end_of_test  ; Interrupt  5                      
.word end_of_test  ; Interrupt  6                      
.word end_of_test  ; Interrupt  7                      
.word end_of_test  ; Interrupt  8                      
.word end_of_test  ; Interrupt  9                      
.word end_of_test  ; Interrupt 10                      Watchdog timer
.word end_of_test  ; Interrupt 11                      
.word end_of_test  ; Interrupt 12                      
.word end_of_test  ; Interrupt 13                      
.word end_of_test  ; Interrupt 14                      NMI
.word main         ; Interrupt 15 (highest priority)   RESET

Line No.	Rev	Author	Line
1	2	olivier.gi	`/===========================================================================/`
2			`/* Copyright (C) 2001 Authors */`
3			`/* */`
4			`/* This source file may be used and distributed without restriction provided */`
5			`/* that this copyright statement is not removed from the file and that any */`
6			`/* derivative work contains the original copyright notice and the associated */`
7			`/* disclaimer. */`
8			`/* */`
9			`/* This source file is free software; you can redistribute it and/or modify */`
10			`/* it under the terms of the GNU Lesser General Public License as published */`
11			`/* by the Free Software Foundation; either version 2.1 of the License, or */`
12			`/* (at your option) any later version. */`
13			`/* */`
14			`/* This source is distributed in the hope that it will be useful, but WITHOUT*/`
15			`/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or */`
16			`/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public */`
17			`/* License for more details. */`
18			`/* */`
19			`/* You should have received a copy of the GNU Lesser General Public License */`
20			`/* along with this source; if not, write to the Free Software Foundation, */`
21			`/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA */`
22			`/* */`
23			`/===========================================================================/`
24	18	olivier.gi	`/* SINGLE-OPERAND ARITHMETIC: SXT INSTRUCTION */`
25	2	olivier.gi	`/---------------------------------------------------------------------------/`
26	18	olivier.gi	`/* Test the SXT instruction. */`
27			`/* */`
28			`/* Author(s): */`
29			`/* - Olivier Girard, olgirard@gmail.com */`
30			`/* */`
31			`/---------------------------------------------------------------------------/`
32	19	olivier.gi	`/* $Rev: 200 $ */`
33			`/* $LastChangedBy: olivier.girard $ */`
34			`/* $LastChangedDate: 2015-01-21 23:01:31 +0100 (Wed, 21 Jan 2015) $ */`
35	2	olivier.gi	`/===========================================================================/`
36
37	141	olivier.gi	`.include "pmem_defs.asm"`
38	2	olivier.gi
39			`.global main`
40
41			`main:`
42			`/* -------------- TEST INSTRUCTION IN WORD MODE ------------------- */`
43
44
45			`# Addressing mode: Rn`
46			`#------------------------`
47
48			`mov #0x0100, r2 ;# Test 1`
49			`mov #0x7524, r4`
50			`sxt r4 ;# SXT (r4=0x7524 => r4=0x0024)`
51			`mov r2, r5`
52
53			`mov #0x0100, r2 ;# Test 2`
54			`mov #0x1cb6, r6`
55			`sxt r6 ;# SXT (r6=0x1cb6 => r6=0xffb6)`
56			`mov r2, r7`
57
58			`mov #0x1000, r15`
59
60
61			`# Addressing mode: @Rn`
62			`#------------------------`
63
64			`mov #0x0100, r2 ;# Test 1`
65	111	olivier.gi	`mov #0x7524, &DMEM_200`
66			`mov #DMEM_200, r4`
67			`mov #0xaaaa, &DMEM_202`
68	2	olivier.gi	`sxt @r4 ;# SXT (mem00=0x7524 => {mem00=0x0024)`
69			`mov r2, r5`
70
71			`mov #0x0100, r2 ;# Test 2`
72	111	olivier.gi	`mov #0x1cb6, &DMEM_202`
73			`mov #DMEM_202, r6`
74			`mov #0xaaaa, &DMEM_204`
75	2	olivier.gi	`sxt @r6 ;# SXT (mem01=0x1cb6 => {mem01=0xffb6)`
76			`mov r2, r7`
77
78			`mov #0x2000, r15`
79
80
81			`# Addressing mode: @Rn+`
82			`#------------------------`
83
84			`mov #0x0100, r2 ;# Test 1`
85	111	olivier.gi	`mov #0x7524, &DMEM_208`
86			`mov #DMEM_208, r4`
87			`mov #0xaaaa, &DMEM_20A`
88	2	olivier.gi	`sxt @r4+ ;# SXT (mem04=0x7524 => {mem04=0x0024)`
89			`mov r2, r5`
90
91			`mov #0x0100, r2 ;# Test 2`
92	111	olivier.gi	`mov #0x1cb6, &DMEM_20A`
93			`mov #DMEM_20A, r6`
94			`mov #0xaaaa, &DMEM_20C`
95	2	olivier.gi	`sxt @r6+ ;# SXT (mem05=0x1cb6 => {mem05=0xffb6)`
96			`mov r2, r7`
97
98			`mov #0x3000, r15`
99
100
101			`# Addressing mode: X(Rn)`
102			`#------------------------`
103
104			`mov #0x0100, r2 ;# Test 1`
105	111	olivier.gi	`mov #0x7524, &DMEM_210`
106			`mov #DMEM_200, r4`
107			`mov #0xaaaa, &DMEM_212`
108	2	olivier.gi	`sxt 16(r4) ;# SXT (mem08=0x7524 => {mem08=0x0024)`
109			`mov r2, r5`
110
111			`mov #0x0100, r2 ;# Test 2`
112	111	olivier.gi	`mov #0x1cb6, &DMEM_212`
113			`mov #DMEM_200, r6`
114			`mov #0xaaaa, &DMEM_214`
115	2	olivier.gi	`sxt 18(r6) ;# SXT (mem09=0x1cb6 => {mem09=0xffb6)`
116			`mov r2, r7`
117
118			`mov #0x4000, r15`
119
120
121			`# Addressing mode: EDE`
122			`#------------------------`
123	200	olivier.gi	`.set EDE_218, DMEM_218+PMEM_EDE_LENGTH`
124			`.set EDE_21A, DMEM_21A+PMEM_EDE_LENGTH`
125			`.set EDE_21C, DMEM_21C+PMEM_EDE_LENGTH`
126			`.set EDE_21E, DMEM_21E+PMEM_EDE_LENGTH`
127	2	olivier.gi
128			`mov #0x0100, r2 ;# Test 1`
129	111	olivier.gi	`mov #0x7524, &DMEM_218`
130			`mov #0xaaaa, &DMEM_21A`
131	200	olivier.gi	`sxt EDE_218 ;# SXT (mem0c=0x7524 => {mem0c=0x0024)`
132	2	olivier.gi	`mov r2, r5`
133
134			`mov #0x0100, r2 ;# Test 2`
135	111	olivier.gi	`mov #0x1cb6, &DMEM_21A`
136			`mov #0xaaaa, &DMEM_21C`
137	200	olivier.gi	`sxt EDE_21A ;# SXT (mem0d=0x1cb6 => {mem0d=0xffb6)`
138	2	olivier.gi	`mov r2, r7`
139
140			`mov #0x5000, r15`
141
142
143			`# Addressing mode: &EDE`
144			`#------------------------`
145	111	olivier.gi	`.set aEDE_220, DMEM_220`
146			`.set aEDE_222, DMEM_222`
147			`.set aEDE_224, DMEM_224`
148			`.set aEDE_226, DMEM_226`
149	2	olivier.gi
150			`mov #0x0100, r2 ;# Test 1`
151	111	olivier.gi	`mov #0x7524, &DMEM_220`
152			`mov #0xaaaa, &DMEM_222`
153	2	olivier.gi	`sxt &aEDE_220 ;# SXT (mem10=0x7524 => {mem10=0x0024)`
154			`mov r2, r5`
155
156			`mov #0x0100, r2 ;# Test 2`
157	111	olivier.gi	`mov #0x1cb6, &DMEM_222`
158			`mov #0xaaaa, &DMEM_224`
159	2	olivier.gi	`sxt &aEDE_222 ;# SXT (mem11=0x1cb6 => {mem11=0xffb6)`
160			`mov r2, r7`
161
162			`mov #0x6000, r15`
163
164
165			`/* ---------------------- END OF TEST --------------- */`
166			`end_of_test:`
167			`nop`
168			`br #0xffff`
169
170
171			`/* ---------------------- INTERRUPT VECTORS --------------- */`
172
173			`.section .vectors, "a"`
174			`.word end_of_test ; Interrupt 0 (lowest priority)`
175			`.word end_of_test ; Interrupt 1`
176			`.word end_of_test ; Interrupt 2`
177			`.word end_of_test ; Interrupt 3`
178			`.word end_of_test ; Interrupt 4`
179			`.word end_of_test ; Interrupt 5`
180			`.word end_of_test ; Interrupt 6`
181			`.word end_of_test ; Interrupt 7`
182			`.word end_of_test ; Interrupt 8`
183			`.word end_of_test ; Interrupt 9`
184			`.word end_of_test ; Interrupt 10 Watchdog timer`
185			`.word end_of_test ; Interrupt 11`
186			`.word end_of_test ; Interrupt 12`
187			`.word end_of_test ; Interrupt 13`
188			`.word end_of_test ; Interrupt 14 NMI`
189			`.word main ; Interrupt 15 (highest priority) RESET`

Browse

Tools

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [sing-op_sxt.s43] - Blame information for rev 200