OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [template_periph_16b.v] - Blame information for rev 97

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 olivier.gi
/*===========================================================================*/
2
/* Copyright (C) 2001 Authors                                                */
3
/*                                                                           */
4
/* This source file may be used and distributed without restriction provided */
5
/* that this copyright statement is not removed from the file and that any   */
6
/* derivative work contains the original copyright notice and the associated */
7
/* disclaimer.                                                               */
8
/*                                                                           */
9
/* This source file is free software; you can redistribute it and/or modify  */
10
/* it under the terms of the GNU Lesser General Public License as published  */
11
/* by the Free Software Foundation; either version 2.1 of the License, or    */
12
/* (at your option) any later version.                                       */
13
/*                                                                           */
14
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
15
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
16
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
17
/* License for more details.                                                 */
18
/*                                                                           */
19
/* You should have received a copy of the GNU Lesser General Public License  */
20
/* along with this source; if not, write to the Free Software Foundation,    */
21
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
22
/*                                                                           */
23
/*===========================================================================*/
24
/*                    16 BIT PERIPHERAL TEMPLATE                             */
25
/*---------------------------------------------------------------------------*/
26
/* Test the 16 bit peripheral template:                                      */
27
/*                                     - Read/Write register access.         */
28 18 olivier.gi
/*                                                                           */
29
/* Author(s):                                                                */
30
/*             - Olivier Girard,    olgirard@gmail.com                       */
31
/*                                                                           */
32
/*---------------------------------------------------------------------------*/
33 19 olivier.gi
/* $Rev: 19 $                                                                */
34
/* $LastChangedBy: olivier.girard $                                          */
35
/* $LastChangedDate: 2009-08-04 23:47:15 +0200 (Tue, 04 Aug 2009) $          */
36 2 olivier.gi
/*===========================================================================*/
37
 
38
initial
39
   begin
40
      $display(" ===============================================");
41
      $display("|                 START SIMULATION              |");
42
      $display(" ===============================================");
43
      repeat(5) @(posedge mclk);
44
      stimulus_done = 0;
45
 
46
      // TEST RD/WR REGISTER ACCESS
47
      //--------------------------------------------------------
48
      @(r15==16'h0001);
49
 
50
      if (mem200 !== 16'h5555) tb_error("====== CNTRL1: @0x200 != 0x5555 =====");
51
      if (mem202 !== 16'haaaa) tb_error("====== CNTRL1: @0x202 != 0xaaaa =====");
52
 
53
      if (mem204 !== 16'haaaa) tb_error("====== CNTRL2: @0x204 != 0xaaaa =====");
54
      if (mem206 !== 16'h5555) tb_error("====== CNTRL2: @0x206 != 0x5555 =====");
55
 
56
      if (mem208 !== 16'h55aa) tb_error("====== CNTRL3: @0x208 != 0x55aa =====");
57
      if (mem20A !== 16'haa55) tb_error("====== CNTRL3: @0x20a != 0xaa55 =====");
58
 
59
      if (mem20C !== 16'haa55) tb_error("====== CNTRL4: @0x20c != 0xaa55 =====");
60
      if (mem20E !== 16'h55aa) tb_error("====== CNTRL4: @0x20e != 0x55aa =====");
61
 
62
 
63
      stimulus_done = 1;
64
   end
65
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.