OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [template_periph_8b.s43] - Blame information for rev 141

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 olivier.gi
/*===========================================================================*/
2
/* Copyright (C) 2001 Authors                                                */
3
/*                                                                           */
4
/* This source file may be used and distributed without restriction provided */
5
/* that this copyright statement is not removed from the file and that any   */
6
/* derivative work contains the original copyright notice and the associated */
7
/* disclaimer.                                                               */
8
/*                                                                           */
9
/* This source file is free software; you can redistribute it and/or modify  */
10
/* it under the terms of the GNU Lesser General Public License as published  */
11
/* by the Free Software Foundation; either version 2.1 of the License, or    */
12
/* (at your option) any later version.                                       */
13
/*                                                                           */
14
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
15
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
16
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
17
/* License for more details.                                                 */
18
/*                                                                           */
19
/* You should have received a copy of the GNU Lesser General Public License  */
20
/* along with this source; if not, write to the Free Software Foundation,    */
21
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
22
/*                                                                           */
23
/*===========================================================================*/
24
/*                     8 BIT PERIPHERAL TEMPLATE                             */
25
/*---------------------------------------------------------------------------*/
26
/* Test the 8 bit peripheral template:                                       */
27
/*                                     - Read/Write register access.         */
28 18 olivier.gi
/*                                                                           */
29
/* Author(s):                                                                */
30
/*             - Olivier Girard,    olgirard@gmail.com                       */
31
/*                                                                           */
32
/*---------------------------------------------------------------------------*/
33 19 olivier.gi
/* $Rev: 141 $                                                                */
34
/* $LastChangedBy: olivier.girard $                                          */
35
/* $LastChangedDate: 2012-05-05 23:22:06 +0200 (Sat, 05 May 2012) $          */
36 2 olivier.gi
/*===========================================================================*/
37
 
38 141 olivier.gi
.include "pmem_defs.asm"
39
 
40 2 olivier.gi
.global main
41
 
42
.set   CNTRL1, 0x0090
43
.set   CNTRL2, 0x0091
44
.set   CNTRL3, 0x0092
45
.set   CNTRL4, 0x0093
46
 
47
main:
48
        /* --------------     TEST RD/WR REGISTER ACCESS     --------------- */
49
 
50
        mov.b #0x11,   &CNTRL1         ; CNTRL1
51 111 olivier.gi
        mov.b &CNTRL1, &DMEM_200
52 2 olivier.gi
        mov.b #0xee,   &CNTRL1
53 111 olivier.gi
        mov.b &CNTRL1, &DMEM_201
54 2 olivier.gi
 
55
        mov.b #0xaa,   &CNTRL2         ; CNTRL2
56 111 olivier.gi
        mov.b &CNTRL2, &DMEM_202
57 2 olivier.gi
        mov.b #0x55,   &CNTRL2
58 111 olivier.gi
        mov.b &CNTRL2, &DMEM_203
59 2 olivier.gi
 
60
        mov.b #0x5a,   &CNTRL3         ; CNTRL3
61 111 olivier.gi
        mov.b &CNTRL3, &DMEM_204
62 2 olivier.gi
        mov.b #0xa5,   &CNTRL3
63 111 olivier.gi
        mov.b &CNTRL3, &DMEM_205
64 2 olivier.gi
 
65
        mov.b #0x55,   &CNTRL4         ; CNTRL4
66 111 olivier.gi
        mov.b &CNTRL4, &DMEM_206
67 2 olivier.gi
        mov.b #0xaa,   &CNTRL4
68 111 olivier.gi
        mov.b &CNTRL4, &DMEM_207
69 2 olivier.gi
 
70
 
71
        mov   #0x0001, r15
72
 
73
 
74
 
75
        /* ----------------------         END OF TEST        --------------- */
76
end_of_test:
77
        nop
78
        br #0xffff
79
 
80
 
81
        /* ----------------------         INTERRUPT VECTORS  --------------- */
82
 
83
.section .vectors, "a"
84
.word end_of_test  ; Interrupt  0 (lowest priority)    
85
.word end_of_test  ; Interrupt  1                      
86
.word end_of_test  ; Interrupt  2                      
87
.word end_of_test  ; Interrupt  3                      
88
.word end_of_test  ; Interrupt  4                      
89
.word end_of_test  ; Interrupt  5                      
90
.word end_of_test  ; Interrupt  6                      
91
.word end_of_test  ; Interrupt  7                      
92
.word end_of_test  ; Interrupt  8                      
93
.word end_of_test  ; Interrupt  9                      
94
.word end_of_test  ; Interrupt 10                      Watchdog timer
95
.word end_of_test  ; Interrupt 11                      
96
.word end_of_test  ; Interrupt 12                      
97
.word end_of_test  ; Interrupt 13                      
98
.word end_of_test  ; Interrupt 14                      NMI
99
.word main         ; Interrupt 15 (highest priority)   RESET

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.