OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src-c/] [coremark_v1.0/] [msp430/] [linker.msp430-elf.x] - Blame information for rev 200

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 200 olivier.gi
/* ============================================================================ */
2
/* Copyright (c) 2014, Texas Instruments Incorporated                           */
3
/*  All rights reserved.                                                        */
4
/*                                                                              */
5
/*  Redistribution and use in source and binary forms, with or without          */
6
/*  modification, are permitted provided that the following conditions          */
7
/*  are met:                                                                    */
8
/*                                                                              */
9
/*  *  Redistributions of source code must retain the above copyright           */
10
/*     notice, this list of conditions and the following disclaimer.            */
11
/*                                                                              */
12
/*  *  Redistributions in binary form must reproduce the above copyright        */
13
/*     notice, this list of conditions and the following disclaimer in the      */
14
/*     documentation and/or other materials provided with the distribution.     */
15
/*                                                                              */
16
/*  *  Neither the name of Texas Instruments Incorporated nor the names of      */
17
/*     its contributors may be used to endorse or promote products derived      */
18
/*     from this software without specific prior written permission.            */
19
/*                                                                              */
20
/*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" */
21
/*  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,       */
22
/*  THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR      */
23
/*  PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR            */
24
/*  CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,       */
25
/*  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,         */
26
/*  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; */
27
/*  OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,    */
28
/*  WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR     */
29
/*  OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,              */
30
/*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                          */
31
/* ============================================================================ */
32
 
33
/* This file supports MSP430F110 devices. */
34
/* Version: 1.155 */
35
/* Default linker script, for normal executables */
36
 
37
OUTPUT_ARCH(msp430)
38
ENTRY(_start)
39
 
40
MEMORY {
41
  SFR              : ORIGIN = 0x0000, LENGTH = 0x0010
42
  PERIPHERAL_8BIT  : ORIGIN = 0x0010, LENGTH = 0x00F0
43
  PERIPHERAL_16BIT : ORIGIN = 0x0100, LENGTH = 0x0100
44
/*  RAM              : ORIGIN = 0x0200, LENGTH = 0x2800       /* 10kB */
45
/*  ROM (rx)         : ORIGIN = 0x4000, LENGTH = 0xC000-0x20  /* 48kB */
46
  RAM              : ORIGIN = 0x0200, LENGTH = 0x1400       /*  5kB */
47
  ROM (rx)         : ORIGIN = 0x2800, LENGTH = 0xD800-0x20  /* 54kB */
48
  VECT1            : ORIGIN = 0xFFE0, LENGTH = 0x0002
49
  VECT2            : ORIGIN = 0xFFE2, LENGTH = 0x0002
50
  VECT3            : ORIGIN = 0xFFE4, LENGTH = 0x0002
51
  VECT4            : ORIGIN = 0xFFE6, LENGTH = 0x0002
52
  VECT5            : ORIGIN = 0xFFE8, LENGTH = 0x0002
53
  VECT6            : ORIGIN = 0xFFEA, LENGTH = 0x0002
54
  VECT7            : ORIGIN = 0xFFEC, LENGTH = 0x0002
55
  VECT8            : ORIGIN = 0xFFEE, LENGTH = 0x0002
56
  VECT9            : ORIGIN = 0xFFF0, LENGTH = 0x0002
57
  VECT10           : ORIGIN = 0xFFF2, LENGTH = 0x0002
58
  VECT11           : ORIGIN = 0xFFF4, LENGTH = 0x0002
59
  VECT12           : ORIGIN = 0xFFF6, LENGTH = 0x0002
60
  VECT13           : ORIGIN = 0xFFF8, LENGTH = 0x0002
61
  VECT14           : ORIGIN = 0xFFFA, LENGTH = 0x0002
62
  VECT15           : ORIGIN = 0xFFFC, LENGTH = 0x0002
63
  RESETVEC         : ORIGIN = 0xFFFE, LENGTH = 0x0002
64
}
65
 
66
SECTIONS
67
{
68
  __interrupt_vector_1   : { KEEP (*(__interrupt_vector_1 )) } > VECT1
69
  __interrupt_vector_2   : { KEEP (*(__interrupt_vector_2 )) } > VECT2
70
  __interrupt_vector_3   : { KEEP (*(__interrupt_vector_3 )) KEEP (*(__interrupt_vector_port1)) } > VECT3
71
  __interrupt_vector_4   : { KEEP (*(__interrupt_vector_4 )) KEEP (*(__interrupt_vector_port2)) } > VECT4
72
  __interrupt_vector_5   : { KEEP (*(__interrupt_vector_5 )) } > VECT5
73
  __interrupt_vector_6   : { KEEP (*(__interrupt_vector_6 )) } > VECT6
74
  __interrupt_vector_7   : { KEEP (*(__interrupt_vector_7 )) } > VECT7
75
  __interrupt_vector_8   : { KEEP (*(__interrupt_vector_8 )) } > VECT8
76
  __interrupt_vector_9   : { KEEP (*(__interrupt_vector_9 )) KEEP (*(__interrupt_vector_timera1)) } > VECT9
77
  __interrupt_vector_10  : { KEEP (*(__interrupt_vector_10)) KEEP (*(__interrupt_vector_timera0)) } > VECT10
78
  __interrupt_vector_11  : { KEEP (*(__interrupt_vector_11)) KEEP (*(__interrupt_vector_wdt)) } > VECT11
79
  __interrupt_vector_12  : { KEEP (*(__interrupt_vector_12)) } > VECT12
80
  __interrupt_vector_13  : { KEEP (*(__interrupt_vector_13)) } > VECT13
81
  __interrupt_vector_14  : { KEEP (*(__interrupt_vector_14)) } > VECT14
82
  __interrupt_vector_15  : { KEEP (*(__interrupt_vector_15)) KEEP (*(__interrupt_vector_nmi)) } > VECT15
83
  __reset_vector :
84
  {
85
    KEEP (*(__interrupt_vector_16))
86
    KEEP (*(__interrupt_vector_reset))
87
    KEEP (*(.resetvec))
88
  } > RESETVEC
89
 
90
  .rodata : {
91
    . = ALIGN(2);
92
    *(.plt)
93
    *(.rodata .rodata.* .gnu.linkonce.r.* .const .const:*)
94
    *(.rodata1)
95
    *(.eh_frame_hdr)
96
    KEEP (*(.eh_frame))
97
    KEEP (*(.gcc_except_table)) *(.gcc_except_table.*)
98
    PROVIDE (__preinit_array_start = .);
99
    KEEP (*(.preinit_array))
100
    PROVIDE (__preinit_array_end = .);
101
    PROVIDE (__init_array_start = .);
102
    KEEP (*(SORT(.init_array.*)))
103
    KEEP (*(.init_array))
104
    PROVIDE (__init_array_end = .);
105
    PROVIDE (__fini_array_start = .);
106
    KEEP (*(.fini_array))
107
    KEEP (*(SORT(.fini_array.*)))
108
    PROVIDE (__fini_array_end = .);
109
    LONG(0); /* Sentinel.  */
110
 
111
    /* gcc uses crtbegin.o to find the start of the constructors, so
112
       we make sure it is first.  Because this is a wildcard, it
113
       doesn't matter if the user does not actually link against
114
       crtbegin.o; the linker won't look for a file to match a
115
       wildcard.  The wildcard also means that it doesn't matter which
116
       directory crtbegin.o is in.  */
117
    KEEP (*crtbegin*.o(.ctors))
118
 
119
    /* We don't want to include the .ctor section from from the
120
       crtend.o file until after the sorted ctors.  The .ctor section
121
       from the crtend file contains the end of ctors marker and it
122
       must be last */
123
    KEEP (*(EXCLUDE_FILE (*crtend*.o ) .ctors))
124
    KEEP (*(SORT(.ctors.*)))
125
    KEEP (*(.ctors))
126
 
127
    KEEP (*crtbegin*.o(.dtors))
128
    KEEP (*(EXCLUDE_FILE (*crtend*.o ) .dtors))
129
    KEEP (*(SORT(.dtors.*)))
130
    KEEP (*(.dtors))
131
  } > ROM
132
 
133
  .text           :
134
  {
135
    . = ALIGN(2);
136
    PROVIDE (_start = .);
137
    KEEP (*(SORT(.crt_*)))
138
    *(.lowtext .text .stub .text.* .gnu.linkonce.t.* .text:*)
139
    KEEP (*(.text.*personality*))
140
    /* .gnu.warning sections are handled specially by elf32.em.  */
141
    *(.gnu.warning)
142
    *(.interp .hash .dynsym .dynstr .gnu.version*)
143
    PROVIDE (__etext = .);
144
    PROVIDE (_etext = .);
145
    PROVIDE (etext = .);
146
    . = ALIGN(2);
147
    KEEP (*(.init))
148
    KEEP (*(.fini))
149
    KEEP (*(.tm_clone_table))
150
  } > ROM
151
 
152
  .data : {
153
    . = ALIGN(2);
154
    PROVIDE (__datastart = .);
155
 
156
    KEEP (*(.jcr))
157
    *(.data.rel.ro.local) *(.data.rel.ro*)
158
    *(.dynamic)
159
 
160
    *(.data .data.* .gnu.linkonce.d.*)
161
    KEEP (*(.gnu.linkonce.d.*personality*))
162
    SORT(CONSTRUCTORS)
163
    *(.data1)
164
    *(.got.plt) *(.got)
165
 
166
    /* We want the small data sections together, so single-instruction offsets
167
       can access them all, and initialized data all before uninitialized, so
168
       we can shorten the on-disk segment size.  */
169
    . = ALIGN(2);
170
    *(.sdata .sdata.* .gnu.linkonce.s.* D_2 D_1)
171
 
172
    . = ALIGN(2);
173
    _edata = .;
174
    PROVIDE (edata = .);
175
    PROVIDE (__dataend = .);
176
  } > RAM AT>ROM
177
 
178
  /* Note that crt0 assumes this is a multiple of two; all the
179
     start/stop symbols are also assumed word-aligned.  */
180
  PROVIDE(__romdatastart = LOADADDR(.data));
181
  PROVIDE (__romdatacopysize = SIZEOF(.data));
182
 
183
  .bss : {
184
    . = ALIGN(2);
185
    PROVIDE (__bssstart = .);
186
    *(.dynbss)
187
    *(.sbss .sbss.*)
188
    *(.bss .bss.* .gnu.linkonce.b.*)
189
    . = ALIGN(2);
190
    *(COMMON)
191
    PROVIDE (__bssend = .);
192
  } > RAM
193
  PROVIDE (__bsssize = SIZEOF(.bss));
194
 
195
  .noinit (NOLOAD) : {
196
    . = ALIGN(2);
197
    PROVIDE (__noinit_start = .);
198
    *(.noinit)
199
    . = ALIGN(2);
200
    PROVIDE (__noinit_end = .);
201
    end = .;
202
  } > RAM
203
 
204
  .stack (ORIGIN (RAM) + LENGTH(RAM)) :
205
  {
206
    PROVIDE (__stack = .);
207
    *(.stack)
208
  }
209
 
210
  .MP430.attributes 0 :
211
  {
212
    KEEP (*(.MSP430.attributes))
213
    KEEP (*(.gnu.attributes))
214
    KEEP (*(__TI_build_attributes))
215
  }
216
 
217
  /* The rest are all not normally part of the runtime image.  */
218
 
219
  /* Stabs debugging sections.  */
220
  .stab          0 : { *(.stab) }
221
  .stabstr       0 : { *(.stabstr) }
222
  .stab.excl     0 : { *(.stab.excl) }
223
  .stab.exclstr  0 : { *(.stab.exclstr) }
224
  .stab.index    0 : { *(.stab.index) }
225
  .stab.indexstr 0 : { *(.stab.indexstr) }
226
  .comment       0 : { *(.comment) }
227
  /* DWARF debug sections.
228
     Symbols in the DWARF debugging sections are relative to the beginning
229
     of the section so we begin them at 0.  */
230
  /* DWARF 1 */
231
  .debug          0 : { *(.debug) }
232
  .line           0 : { *(.line) }
233
  /* GNU DWARF 1 extensions */
234
  .debug_srcinfo  0 : { *(.debug_srcinfo) }
235
  .debug_sfnames  0 : { *(.debug_sfnames) }
236
  /* DWARF 1.1 and DWARF 2 */
237
  .debug_aranges  0 : { *(.debug_aranges) }
238
  .debug_pubnames 0 : { *(.debug_pubnames) }
239
  /* DWARF 2 */
240
  .debug_info     0 : { *(.debug_info .gnu.linkonce.wi.*) }
241
  .debug_abbrev   0 : { *(.debug_abbrev) }
242
  .debug_line     0 : { *(.debug_line) }
243
  .debug_frame    0 : { *(.debug_frame) }
244
  .debug_str      0 : { *(.debug_str) }
245
  .debug_loc      0 : { *(.debug_loc) }
246
  .debug_macinfo  0 : { *(.debug_macinfo) }
247
  /* SGI/MIPS DWARF 2 extensions */
248
  .debug_weaknames 0 : { *(.debug_weaknames) }
249
  .debug_funcnames 0 : { *(.debug_funcnames) }
250
  .debug_typenames 0 : { *(.debug_typenames) }
251
  .debug_varnames  0 : { *(.debug_varnames) }
252
  /DISCARD/ : { *(.note.GNU-stack) }
253
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.