OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [synthesis/] [actel/] [design_files.v] - Blame information for rev 68

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 64 olivier.gi
//----------------------------------------------------------------------------
2
// Copyright (C) 2001 Authors
3
//
4
// This source file may be used and distributed without restriction provided
5
// that this copyright statement is not removed from the file and that any
6
// derivative work contains the original copyright notice and the associated
7
// disclaimer.
8
//
9
// This source file is free software; you can redistribute it and/or modify
10
// it under the terms of the GNU Lesser General Public License as published
11
// by the Free Software Foundation; either version 2.1 of the License, or
12
// (at your option) any later version.
13
//
14
// This source is distributed in the hope that it will be useful, but WITHOUT
15
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
16
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
17
// License for more details.
18
//
19
// You should have received a copy of the GNU Lesser General Public License
20
// along with this source; if not, write to the Free Software Foundation,
21
// Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
22
//
23
//----------------------------------------------------------------------------
24
// 
25
// *File Name: openMSP430_fpga_top.v
26
// 
27
// *Author(s):
28
//              - Olivier Girard,    olgirard@gmail.com
29
//
30
//----------------------------------------------------------------------------
31
// $Rev: 37 $
32
// $LastChangedBy: olivier.girard $
33
// $LastChangedDate: 2009-12-29 21:58:14 +0100 (Tue, 29 Dec 2009) $
34
//----------------------------------------------------------------------------
35
 
36
//=============================================================================
37
// FPGA Specific modules
38
//=============================================================================
39
 
40
`include "../src/openMSP430_fpga.v"
41
`include "../src/smartgen/pmem.v"
42
`include "../src/smartgen/dmem.v"
43
 
44
 
45
//=============================================================================
46
// openMSP430
47
//=============================================================================
48
 
49
`include "../src/openMSP430.v"
50
`include "../src/omsp_frontend.v"
51
`include "../src/omsp_execution_unit.v"
52
`include "../src/omsp_register_file.v"
53
`include "../src/omsp_alu.v"
54
`include "../src/omsp_mem_backbone.v"
55
`include "../src/omsp_clock_module.v"
56
`include "../src/omsp_sfr.v"
57
`include "../src/omsp_watchdog.v"
58
 
59
`include "../src/openMSP430_defines.v"
60
`ifdef DBG_EN
61
   `include "../src/omsp_dbg.v"
62
   `include "../src/omsp_dbg_uart.v"
63
   `include "../src/openMSP430_defines.v"
64
   `ifdef DBG_HWBRK_0
65
      `include "../src/omsp_dbg_hwbrk.v"
66
   `endif
67
`endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.