| 1 |
62 |
olivier.gi |
##############################################################
|
| 2 |
|
|
#
|
| 3 |
|
|
# Xilinx Core Generator version 11.4
|
| 4 |
|
|
# Date: Sun Jan 17 12:37:12 2010
|
| 5 |
|
|
#
|
| 6 |
|
|
##############################################################
|
| 7 |
|
|
#
|
| 8 |
|
|
# This file contains the customisation parameters for a
|
| 9 |
|
|
# Xilinx CORE Generator IP GUI. It is strongly recommended
|
| 10 |
|
|
# that you do not manually alter this file as it may cause
|
| 11 |
|
|
# unexpected and unsupported behavior.
|
| 12 |
|
|
#
|
| 13 |
|
|
##############################################################
|
| 14 |
|
|
#
|
| 15 |
|
|
# BEGIN Project Options
|
| 16 |
|
|
SET addpads = False
|
| 17 |
|
|
SET asysymbol = False
|
| 18 |
|
|
SET busformat = BusFormatAngleBracketNotRipped
|
| 19 |
|
|
SET createndf = False
|
| 20 |
|
|
SET designentry = Verilog
|
| 21 |
|
|
SET device = xc4vlx25
|
| 22 |
|
|
SET devicefamily = virtex4
|
| 23 |
|
|
SET flowvendor = Foundation_ISE
|
| 24 |
|
|
SET formalverification = False
|
| 25 |
|
|
SET foundationsym = False
|
| 26 |
|
|
SET implementationfiletype = Ngc
|
| 27 |
|
|
SET package = sf363
|
| 28 |
|
|
SET removerpms = False
|
| 29 |
|
|
SET simulationfiles = Behavioral
|
| 30 |
|
|
SET speedgrade = -12
|
| 31 |
|
|
SET verilogsim = True
|
| 32 |
|
|
SET vhdlsim = False
|
| 33 |
|
|
# END Project Options
|
| 34 |
|
|
# BEGIN Select
|
| 35 |
|
|
SELECT Block_Memory_Generator family Xilinx,_Inc. 3.3
|
| 36 |
|
|
# END Select
|
| 37 |
|
|
# BEGIN Parameters
|
| 38 |
|
|
CSET additional_inputs_for_power_estimation=false
|
| 39 |
|
|
CSET algorithm=Minimum_Area
|
| 40 |
|
|
CSET assume_synchronous_clk=false
|
| 41 |
|
|
CSET byte_size=8
|
| 42 |
|
|
CSET coe_file=no_coe_file_loaded
|
| 43 |
|
|
CSET collision_warnings=ALL
|
| 44 |
|
|
CSET component_name=virtex4_dmem
|
| 45 |
|
|
CSET disable_collision_warnings=false
|
| 46 |
|
|
CSET disable_out_of_range_warnings=false
|
| 47 |
|
|
CSET ecc=false
|
| 48 |
|
|
CSET enable_a=Use_ENA_Pin
|
| 49 |
|
|
CSET enable_b=Always_Enabled
|
| 50 |
|
|
CSET error_injection_type=Single_Bit_Error_Injection
|
| 51 |
|
|
CSET fill_remaining_memory_locations=false
|
| 52 |
|
|
CSET load_init_file=false
|
| 53 |
|
|
CSET memory_type=Single_Port_RAM
|
| 54 |
|
|
CSET operating_mode_a=WRITE_FIRST
|
| 55 |
|
|
CSET operating_mode_b=WRITE_FIRST
|
| 56 |
|
|
CSET output_reset_value_a=0
|
| 57 |
|
|
CSET output_reset_value_b=0
|
| 58 |
|
|
CSET pipeline_stages=0
|
| 59 |
|
|
CSET port_a_clock=100
|
| 60 |
|
|
CSET port_a_enable_rate=100
|
| 61 |
|
|
CSET port_a_write_rate=50
|
| 62 |
|
|
CSET port_b_clock=100
|
| 63 |
|
|
CSET port_b_enable_rate=100
|
| 64 |
|
|
CSET port_b_write_rate=50
|
| 65 |
|
|
CSET primitive=8kx2
|
| 66 |
|
|
CSET read_width_a=16
|
| 67 |
|
|
CSET read_width_b=16
|
| 68 |
|
|
CSET register_porta_output_of_memory_core=false
|
| 69 |
|
|
CSET register_porta_output_of_memory_primitives=false
|
| 70 |
|
|
CSET register_portb_output_of_memory_core=false
|
| 71 |
|
|
CSET register_portb_output_of_memory_primitives=false
|
| 72 |
|
|
CSET remaining_memory_locations=0
|
| 73 |
|
|
CSET reset_memory_latch_a=false
|
| 74 |
|
|
CSET reset_memory_latch_b=false
|
| 75 |
|
|
CSET reset_priority_a=CE
|
| 76 |
|
|
CSET reset_priority_b=CE
|
| 77 |
|
|
CSET reset_type=SYNC
|
| 78 |
|
|
CSET use_byte_write_enable=true
|
| 79 |
|
|
CSET use_error_injection_pins=false
|
| 80 |
|
|
CSET use_regcea_pin=false
|
| 81 |
|
|
CSET use_regceb_pin=false
|
| 82 |
|
|
CSET use_rsta_pin=false
|
| 83 |
|
|
CSET use_rstb_pin=false
|
| 84 |
|
|
CSET write_depth_a=1024
|
| 85 |
|
|
CSET write_width_a=16
|
| 86 |
|
|
CSET write_width_b=16
|
| 87 |
|
|
# END Parameters
|
| 88 |
|
|
GENERATE
|
| 89 |
|
|
# CRC: 42501185
|
