OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [synthesis/] [xilinx/] [src/] [coregen/] [virtex4lx.cgp] - Blame information for rev 62

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 62 olivier.gi
# Date: Sat Jan 30 22:09:56 2010
2
 
3
SET addpads = False
4
SET asysymbol = True
5
SET busformat = BusFormatAngleBracketNotRipped
6
SET createndf = False
7
SET designentry = VHDL
8
SET device = xc5vlx20t
9
SET devicefamily = virtex5
10
SET flowvendor = Other
11
SET formalverification = False
12
SET foundationsym = False
13
SET implementationfiletype = Ngc
14
SET package = ff323
15
SET removerpms = False
16
SET simulationfiles = Behavioral
17
SET speedgrade = -2
18
SET verilogsim = False
19
SET vhdlsim = True
20
SET workingdirectory = ./tmp/
21
 
22
# CRC: 4cfc2e68

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.